Blame view
drivers/pwm/pwm-mtk-disp.c
7.09 KB
1802d0bee treewide: Replace... |
1 |
// SPDX-License-Identifier: GPL-2.0-only |
7e3b7dc76 pwm: Add MediaTek... |
2 3 4 5 |
/* * MediaTek display pulse-width-modulation controller driver. * Copyright (c) 2015 MediaTek Inc. * Author: YH Huang <yh.huang@mediatek.com> |
7e3b7dc76 pwm: Add MediaTek... |
6 7 8 9 10 11 12 |
*/ #include <linux/clk.h> #include <linux/err.h> #include <linux/io.h> #include <linux/module.h> #include <linux/of.h> |
cd4b45ac4 pwm: Add MediaTek... |
13 |
#include <linux/of_device.h> |
7e3b7dc76 pwm: Add MediaTek... |
14 15 16 17 18 |
#include <linux/platform_device.h> #include <linux/pwm.h> #include <linux/slab.h> #define DISP_PWM_EN 0x00 |
7e3b7dc76 pwm: Add MediaTek... |
19 |
|
7e3b7dc76 pwm: Add MediaTek... |
20 21 22 |
#define PWM_CLKDIV_SHIFT 16 #define PWM_CLKDIV_MAX 0x3ff #define PWM_CLKDIV_MASK (PWM_CLKDIV_MAX << PWM_CLKDIV_SHIFT) |
7e3b7dc76 pwm: Add MediaTek... |
23 24 25 26 27 |
#define PWM_PERIOD_BIT_WIDTH 12 #define PWM_PERIOD_MASK ((1 << PWM_PERIOD_BIT_WIDTH) - 1) #define PWM_HIGH_WIDTH_SHIFT 16 #define PWM_HIGH_WIDTH_MASK (0x1fff << PWM_HIGH_WIDTH_SHIFT) |
cd4b45ac4 pwm: Add MediaTek... |
28 29 30 31 32 33 34 35 36 37 38 39 40 |
struct mtk_pwm_data { u32 enable_mask; unsigned int con0; u32 con0_sel; unsigned int con1; bool has_commit; unsigned int commit; unsigned int commit_mask; unsigned int bls_debug; u32 bls_debug_mask; }; |
7e3b7dc76 pwm: Add MediaTek... |
41 42 |
struct mtk_disp_pwm { struct pwm_chip chip; |
cd4b45ac4 pwm: Add MediaTek... |
43 |
const struct mtk_pwm_data *data; |
7e3b7dc76 pwm: Add MediaTek... |
44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 |
struct clk *clk_main; struct clk *clk_mm; void __iomem *base; }; static inline struct mtk_disp_pwm *to_mtk_disp_pwm(struct pwm_chip *chip) { return container_of(chip, struct mtk_disp_pwm, chip); } static void mtk_disp_pwm_update_bits(struct mtk_disp_pwm *mdp, u32 offset, u32 mask, u32 data) { void __iomem *address = mdp->base + offset; u32 value; value = readl(address); value &= ~mask; value |= data; writel(value, address); } static int mtk_disp_pwm_config(struct pwm_chip *chip, struct pwm_device *pwm, int duty_ns, int period_ns) { struct mtk_disp_pwm *mdp = to_mtk_disp_pwm(chip); u32 clk_div, period, high_width, value; u64 div, rate; int err; /* * Find period, high_width and clk_div to suit duty_ns and period_ns. * Calculate proper div value to keep period value in the bound. * * period_ns = 10^9 * (clk_div + 1) * (period + 1) / PWM_CLK_RATE * duty_ns = 10^9 * (clk_div + 1) * high_width / PWM_CLK_RATE * * period = (PWM_CLK_RATE * period_ns) / (10^9 * (clk_div + 1)) - 1 * high_width = (PWM_CLK_RATE * duty_ns) / (10^9 * (clk_div + 1)) */ rate = clk_get_rate(mdp->clk_main); clk_div = div_u64(rate * period_ns, NSEC_PER_SEC) >> PWM_PERIOD_BIT_WIDTH; if (clk_div > PWM_CLKDIV_MAX) return -EINVAL; div = NSEC_PER_SEC * (clk_div + 1); period = div64_u64(rate * period_ns, div); if (period > 0) period--; high_width = div64_u64(rate * duty_ns, div); value = period | (high_width << PWM_HIGH_WIDTH_SHIFT); err = clk_enable(mdp->clk_main); if (err < 0) return err; err = clk_enable(mdp->clk_mm); if (err < 0) { clk_disable(mdp->clk_main); return err; } |
cd4b45ac4 pwm: Add MediaTek... |
107 108 |
mtk_disp_pwm_update_bits(mdp, mdp->data->con0, PWM_CLKDIV_MASK, |
7e3b7dc76 pwm: Add MediaTek... |
109 |
clk_div << PWM_CLKDIV_SHIFT); |
cd4b45ac4 pwm: Add MediaTek... |
110 111 112 113 114 115 116 117 118 119 120 121 |
mtk_disp_pwm_update_bits(mdp, mdp->data->con1, PWM_PERIOD_MASK | PWM_HIGH_WIDTH_MASK, value); if (mdp->data->has_commit) { mtk_disp_pwm_update_bits(mdp, mdp->data->commit, mdp->data->commit_mask, mdp->data->commit_mask); mtk_disp_pwm_update_bits(mdp, mdp->data->commit, mdp->data->commit_mask, 0x0); } |
7e3b7dc76 pwm: Add MediaTek... |
122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 |
clk_disable(mdp->clk_mm); clk_disable(mdp->clk_main); return 0; } static int mtk_disp_pwm_enable(struct pwm_chip *chip, struct pwm_device *pwm) { struct mtk_disp_pwm *mdp = to_mtk_disp_pwm(chip); int err; err = clk_enable(mdp->clk_main); if (err < 0) return err; err = clk_enable(mdp->clk_mm); if (err < 0) { clk_disable(mdp->clk_main); return err; } |
cd4b45ac4 pwm: Add MediaTek... |
143 144 |
mtk_disp_pwm_update_bits(mdp, DISP_PWM_EN, mdp->data->enable_mask, mdp->data->enable_mask); |
7e3b7dc76 pwm: Add MediaTek... |
145 146 147 148 149 150 151 |
return 0; } static void mtk_disp_pwm_disable(struct pwm_chip *chip, struct pwm_device *pwm) { struct mtk_disp_pwm *mdp = to_mtk_disp_pwm(chip); |
cd4b45ac4 pwm: Add MediaTek... |
152 153 |
mtk_disp_pwm_update_bits(mdp, DISP_PWM_EN, mdp->data->enable_mask, 0x0); |
7e3b7dc76 pwm: Add MediaTek... |
154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 |
clk_disable(mdp->clk_mm); clk_disable(mdp->clk_main); } static const struct pwm_ops mtk_disp_pwm_ops = { .config = mtk_disp_pwm_config, .enable = mtk_disp_pwm_enable, .disable = mtk_disp_pwm_disable, .owner = THIS_MODULE, }; static int mtk_disp_pwm_probe(struct platform_device *pdev) { struct mtk_disp_pwm *mdp; struct resource *r; int ret; mdp = devm_kzalloc(&pdev->dev, sizeof(*mdp), GFP_KERNEL); if (!mdp) return -ENOMEM; |
cd4b45ac4 pwm: Add MediaTek... |
175 |
mdp->data = of_device_get_match_data(&pdev->dev); |
7e3b7dc76 pwm: Add MediaTek... |
176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 |
r = platform_get_resource(pdev, IORESOURCE_MEM, 0); mdp->base = devm_ioremap_resource(&pdev->dev, r); if (IS_ERR(mdp->base)) return PTR_ERR(mdp->base); mdp->clk_main = devm_clk_get(&pdev->dev, "main"); if (IS_ERR(mdp->clk_main)) return PTR_ERR(mdp->clk_main); mdp->clk_mm = devm_clk_get(&pdev->dev, "mm"); if (IS_ERR(mdp->clk_mm)) return PTR_ERR(mdp->clk_mm); ret = clk_prepare(mdp->clk_main); if (ret < 0) return ret; ret = clk_prepare(mdp->clk_mm); if (ret < 0) goto disable_clk_main; mdp->chip.dev = &pdev->dev; mdp->chip.ops = &mtk_disp_pwm_ops; mdp->chip.base = -1; mdp->chip.npwm = 1; ret = pwmchip_add(&mdp->chip); if (ret < 0) { dev_err(&pdev->dev, "pwmchip_add() failed: %d ", ret); goto disable_clk_mm; } platform_set_drvdata(pdev, mdp); |
cd4b45ac4 pwm: Add MediaTek... |
210 211 212 213 214 215 216 217 218 219 220 221 |
/* * For MT2701, disable double buffer before writing register * and select manual mode and use PWM_PERIOD/PWM_HIGH_WIDTH. */ if (!mdp->data->has_commit) { mtk_disp_pwm_update_bits(mdp, mdp->data->bls_debug, mdp->data->bls_debug_mask, mdp->data->bls_debug_mask); mtk_disp_pwm_update_bits(mdp, mdp->data->con0, mdp->data->con0_sel, mdp->data->con0_sel); } |
7e3b7dc76 pwm: Add MediaTek... |
222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 |
return 0; disable_clk_mm: clk_unprepare(mdp->clk_mm); disable_clk_main: clk_unprepare(mdp->clk_main); return ret; } static int mtk_disp_pwm_remove(struct platform_device *pdev) { struct mtk_disp_pwm *mdp = platform_get_drvdata(pdev); int ret; ret = pwmchip_remove(&mdp->chip); clk_unprepare(mdp->clk_mm); clk_unprepare(mdp->clk_main); return ret; } |
cd4b45ac4 pwm: Add MediaTek... |
242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 |
static const struct mtk_pwm_data mt2701_pwm_data = { .enable_mask = BIT(16), .con0 = 0xa8, .con0_sel = 0x2, .con1 = 0xac, .has_commit = false, .bls_debug = 0xb0, .bls_debug_mask = 0x3, }; static const struct mtk_pwm_data mt8173_pwm_data = { .enable_mask = BIT(0), .con0 = 0x10, .con0_sel = 0x0, .con1 = 0x14, .has_commit = true, .commit = 0x8, .commit_mask = 0x1, }; |
a87b40615 pwm: Add MediaTek... |
261 262 263 264 265 266 267 268 269 |
static const struct mtk_pwm_data mt8183_pwm_data = { .enable_mask = BIT(0), .con0 = 0x18, .con0_sel = 0x0, .con1 = 0x1c, .has_commit = false, .bls_debug = 0x80, .bls_debug_mask = 0x3, }; |
7e3b7dc76 pwm: Add MediaTek... |
270 |
static const struct of_device_id mtk_disp_pwm_of_match[] = { |
cd4b45ac4 pwm: Add MediaTek... |
271 272 273 |
{ .compatible = "mediatek,mt2701-disp-pwm", .data = &mt2701_pwm_data}, { .compatible = "mediatek,mt6595-disp-pwm", .data = &mt8173_pwm_data}, { .compatible = "mediatek,mt8173-disp-pwm", .data = &mt8173_pwm_data}, |
a87b40615 pwm: Add MediaTek... |
274 |
{ .compatible = "mediatek,mt8183-disp-pwm", .data = &mt8183_pwm_data}, |
7e3b7dc76 pwm: Add MediaTek... |
275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 |
{ } }; MODULE_DEVICE_TABLE(of, mtk_disp_pwm_of_match); static struct platform_driver mtk_disp_pwm_driver = { .driver = { .name = "mediatek-disp-pwm", .of_match_table = mtk_disp_pwm_of_match, }, .probe = mtk_disp_pwm_probe, .remove = mtk_disp_pwm_remove, }; module_platform_driver(mtk_disp_pwm_driver); MODULE_AUTHOR("YH Huang <yh.huang@mediatek.com>"); MODULE_DESCRIPTION("MediaTek SoC display PWM driver"); MODULE_LICENSE("GPL v2"); |