Blame view
drivers/remoteproc/qcom_wcnss.c
14.4 KB
1802d0bee treewide: Replace... |
1 |
// SPDX-License-Identifier: GPL-2.0-only |
aed361adc remoteproc: qcom:... |
2 3 4 5 6 7 |
/* * Qualcomm Wireless Connectivity Subsystem Peripheral Image Loader * * Copyright (C) 2016 Linaro Ltd * Copyright (C) 2014 Sony Mobile Communications AB * Copyright (c) 2012-2013, The Linux Foundation. All rights reserved. |
aed361adc remoteproc: qcom:... |
8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 |
*/ #include <linux/clk.h> #include <linux/delay.h> #include <linux/firmware.h> #include <linux/interrupt.h> #include <linux/kernel.h> #include <linux/module.h> #include <linux/io.h> #include <linux/of_address.h> #include <linux/of_device.h> #include <linux/platform_device.h> #include <linux/qcom_scm.h> #include <linux/regulator/consumer.h> #include <linux/remoteproc.h> |
2aad40d91 remoteproc: Move ... |
23 |
#include <linux/soc/qcom/mdt_loader.h> |
aed361adc remoteproc: qcom:... |
24 25 |
#include <linux/soc/qcom/smem.h> #include <linux/soc/qcom/smem_state.h> |
5a856bc63 remoteproc: wcnss... |
26 |
#include <linux/rpmsg/qcom_smd.h> |
aed361adc remoteproc: qcom:... |
27 |
|
bde440eee remoteproc: qcom:... |
28 |
#include "qcom_common.h" |
aed361adc remoteproc: qcom:... |
29 |
#include "remoteproc_internal.h" |
d4c78d216 remoteproc: qcom:... |
30 |
#include "qcom_pil_info.h" |
aed361adc remoteproc: qcom:... |
31 32 33 34 35 |
#include "qcom_wcnss.h" #define WCNSS_CRASH_REASON_SMEM 422 #define WCNSS_FIRMWARE_NAME "wcnss.mdt" #define WCNSS_PAS_ID 6 |
1fb82ee80 remoteproc: qcom:... |
36 |
#define WCNSS_SSCTL_ID 0x13 |
aed361adc remoteproc: qcom:... |
37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 |
#define WCNSS_SPARE_NVBIN_DLND BIT(25) #define WCNSS_PMU_IRIS_XO_CFG BIT(3) #define WCNSS_PMU_IRIS_XO_EN BIT(4) #define WCNSS_PMU_GC_BUS_MUX_SEL_TOP BIT(5) #define WCNSS_PMU_IRIS_XO_CFG_STS BIT(6) /* 1: in progress, 0: done */ #define WCNSS_PMU_IRIS_RESET BIT(7) #define WCNSS_PMU_IRIS_RESET_STS BIT(8) /* 1: in progress, 0: done */ #define WCNSS_PMU_IRIS_XO_READ BIT(9) #define WCNSS_PMU_IRIS_XO_READ_STS BIT(10) #define WCNSS_PMU_XO_MODE_MASK GENMASK(2, 1) #define WCNSS_PMU_XO_MODE_19p2 0 #define WCNSS_PMU_XO_MODE_48 3 struct wcnss_data { size_t pmu_offset; size_t spare_offset; const struct wcnss_vreg_info *vregs; size_t num_vregs; }; struct qcom_wcnss { struct device *dev; struct rproc *rproc; void __iomem *pmu_cfg; void __iomem *spare_out; bool use_48mhz_xo; int wdog_irq; int fatal_irq; int ready_irq; int handover_irq; int stop_ack_irq; struct qcom_smem_state *state; unsigned stop_bit; struct mutex iris_lock; struct qcom_iris *iris; struct regulator_bulk_data *vregs; size_t num_vregs; struct completion start_done; struct completion stop_done; phys_addr_t mem_phys; phys_addr_t mem_reloc; void *mem_region; size_t mem_size; |
5a856bc63 remoteproc: wcnss... |
93 |
|
b90fcfcb1 remoteproc: qcom:... |
94 |
struct qcom_rproc_subdev smd_subdev; |
1fb82ee80 remoteproc: qcom:... |
95 |
struct qcom_sysmon *sysmon; |
aed361adc remoteproc: qcom:... |
96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 |
}; static const struct wcnss_data riva_data = { .pmu_offset = 0x28, .spare_offset = 0xb4, .vregs = (struct wcnss_vreg_info[]) { { "vddmx", 1050000, 1150000, 0 }, { "vddcx", 1050000, 1150000, 0 }, { "vddpx", 1800000, 1800000, 0 }, }, .num_vregs = 3, }; static const struct wcnss_data pronto_v1_data = { .pmu_offset = 0x1004, .spare_offset = 0x1088, .vregs = (struct wcnss_vreg_info[]) { { "vddmx", 950000, 1150000, 0 }, { "vddcx", .super_turbo = true}, { "vddpx", 1800000, 1800000, 0 }, }, .num_vregs = 3, }; static const struct wcnss_data pronto_v2_data = { .pmu_offset = 0x1004, .spare_offset = 0x1088, .vregs = (struct wcnss_vreg_info[]) { { "vddmx", 1287500, 1287500, 0 }, { "vddcx", .super_turbo = true }, { "vddpx", 1800000, 1800000, 0 }, }, .num_vregs = 3, }; void qcom_wcnss_assign_iris(struct qcom_wcnss *wcnss, struct qcom_iris *iris, bool use_48mhz_xo) { mutex_lock(&wcnss->iris_lock); wcnss->iris = iris; wcnss->use_48mhz_xo = use_48mhz_xo; mutex_unlock(&wcnss->iris_lock); } |
aed361adc remoteproc: qcom:... |
145 146 147 148 |
static int wcnss_load(struct rproc *rproc, const struct firmware *fw) { struct qcom_wcnss *wcnss = (struct qcom_wcnss *)rproc->priv; |
d4c78d216 remoteproc: qcom:... |
149 |
int ret; |
7f0dd07a9 remoteproc: qcom:... |
150 |
|
d4c78d216 remoteproc: qcom:... |
151 152 153 154 155 156 157 158 159 |
ret = qcom_mdt_load(wcnss->dev, fw, rproc->firmware, WCNSS_PAS_ID, wcnss->mem_region, wcnss->mem_phys, wcnss->mem_size, &wcnss->mem_reloc); if (ret) return ret; qcom_pil_info_store("wcnss", wcnss->mem_phys, wcnss->mem_size); return 0; |
aed361adc remoteproc: qcom:... |
160 |
} |
aed361adc remoteproc: qcom:... |
161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 |
static void wcnss_indicate_nv_download(struct qcom_wcnss *wcnss) { u32 val; /* Indicate NV download capability */ val = readl(wcnss->spare_out); val |= WCNSS_SPARE_NVBIN_DLND; writel(val, wcnss->spare_out); } static void wcnss_configure_iris(struct qcom_wcnss *wcnss) { u32 val; /* Clear PMU cfg register */ writel(0, wcnss->pmu_cfg); val = WCNSS_PMU_GC_BUS_MUX_SEL_TOP | WCNSS_PMU_IRIS_XO_EN; writel(val, wcnss->pmu_cfg); /* Clear XO_MODE */ val &= ~WCNSS_PMU_XO_MODE_MASK; if (wcnss->use_48mhz_xo) val |= WCNSS_PMU_XO_MODE_48 << 1; else val |= WCNSS_PMU_XO_MODE_19p2 << 1; writel(val, wcnss->pmu_cfg); /* Reset IRIS */ val |= WCNSS_PMU_IRIS_RESET; writel(val, wcnss->pmu_cfg); /* Wait for PMU.iris_reg_reset_sts */ while (readl(wcnss->pmu_cfg) & WCNSS_PMU_IRIS_RESET_STS) cpu_relax(); /* Clear IRIS reset */ val &= ~WCNSS_PMU_IRIS_RESET; writel(val, wcnss->pmu_cfg); /* Start IRIS XO configuration */ val |= WCNSS_PMU_IRIS_XO_CFG; writel(val, wcnss->pmu_cfg); /* Wait for XO configuration to finish */ while (readl(wcnss->pmu_cfg) & WCNSS_PMU_IRIS_XO_CFG_STS) cpu_relax(); /* Stop IRIS XO configuration */ val &= ~WCNSS_PMU_GC_BUS_MUX_SEL_TOP; val &= ~WCNSS_PMU_IRIS_XO_CFG; writel(val, wcnss->pmu_cfg); /* Add some delay for XO to settle */ msleep(20); } static int wcnss_start(struct rproc *rproc) { struct qcom_wcnss *wcnss = (struct qcom_wcnss *)rproc->priv; int ret; mutex_lock(&wcnss->iris_lock); if (!wcnss->iris) { dev_err(wcnss->dev, "no iris registered "); ret = -EINVAL; goto release_iris_lock; } ret = regulator_bulk_enable(wcnss->num_vregs, wcnss->vregs); if (ret) goto release_iris_lock; ret = qcom_iris_enable(wcnss->iris); if (ret) goto disable_regulators; wcnss_indicate_nv_download(wcnss); wcnss_configure_iris(wcnss); ret = qcom_scm_pas_auth_and_reset(WCNSS_PAS_ID); if (ret) { dev_err(wcnss->dev, "failed to authenticate image and release reset "); goto disable_iris; } ret = wait_for_completion_timeout(&wcnss->start_done, msecs_to_jiffies(5000)); if (wcnss->ready_irq > 0 && ret == 0) { /* We have a ready_irq, but it didn't fire in time. */ dev_err(wcnss->dev, "start timed out "); qcom_scm_pas_shutdown(WCNSS_PAS_ID); ret = -ETIMEDOUT; goto disable_iris; } ret = 0; disable_iris: qcom_iris_disable(wcnss->iris); disable_regulators: regulator_bulk_disable(wcnss->num_vregs, wcnss->vregs); release_iris_lock: mutex_unlock(&wcnss->iris_lock); return ret; } static int wcnss_stop(struct rproc *rproc) { struct qcom_wcnss *wcnss = (struct qcom_wcnss *)rproc->priv; int ret; if (wcnss->state) { qcom_smem_state_update_bits(wcnss->state, BIT(wcnss->stop_bit), BIT(wcnss->stop_bit)); ret = wait_for_completion_timeout(&wcnss->stop_done, msecs_to_jiffies(5000)); if (ret == 0) dev_err(wcnss->dev, "timed out on wait "); qcom_smem_state_update_bits(wcnss->state, BIT(wcnss->stop_bit), 0); } ret = qcom_scm_pas_shutdown(WCNSS_PAS_ID); if (ret) dev_err(wcnss->dev, "failed to shutdown: %d ", ret); return ret; } |
9ce3bf225 remoteproc: Use s... |
301 |
static void *wcnss_da_to_va(struct rproc *rproc, u64 da, size_t len) |
aed361adc remoteproc: qcom:... |
302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 |
{ struct qcom_wcnss *wcnss = (struct qcom_wcnss *)rproc->priv; int offset; offset = da - wcnss->mem_reloc; if (offset < 0 || offset + len > wcnss->mem_size) return NULL; return wcnss->mem_region + offset; } static const struct rproc_ops wcnss_ops = { .start = wcnss_start, .stop = wcnss_stop, .da_to_va = wcnss_da_to_va, |
dcb57ed43 remoteproc: qcom:... |
317 |
.parse_fw = qcom_register_dump_segments, |
0f21f9cc9 remoteproc: Merge... |
318 |
.load = wcnss_load, |
aed361adc remoteproc: qcom:... |
319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 |
}; static irqreturn_t wcnss_wdog_interrupt(int irq, void *dev) { struct qcom_wcnss *wcnss = dev; rproc_report_crash(wcnss->rproc, RPROC_WATCHDOG); return IRQ_HANDLED; } static irqreturn_t wcnss_fatal_interrupt(int irq, void *dev) { struct qcom_wcnss *wcnss = dev; size_t len; char *msg; msg = qcom_smem_get(QCOM_SMEM_HOST_ANY, WCNSS_CRASH_REASON_SMEM, &len); if (!IS_ERR(msg) && len > 0 && msg[0]) dev_err(wcnss->dev, "fatal error received: %s ", msg); rproc_report_crash(wcnss->rproc, RPROC_FATAL_ERROR); |
aed361adc remoteproc: qcom:... |
342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 |
return IRQ_HANDLED; } static irqreturn_t wcnss_ready_interrupt(int irq, void *dev) { struct qcom_wcnss *wcnss = dev; complete(&wcnss->start_done); return IRQ_HANDLED; } static irqreturn_t wcnss_handover_interrupt(int irq, void *dev) { /* * XXX: At this point we're supposed to release the resources that we * have been holding on behalf of the WCNSS. Unfortunately this * interrupt comes way before the other side seems to be done. * * So we're currently relying on the ready interrupt firing later then * this and we just disable the resources at the end of wcnss_start(). */ return IRQ_HANDLED; } static irqreturn_t wcnss_stop_ack_interrupt(int irq, void *dev) { struct qcom_wcnss *wcnss = dev; complete(&wcnss->stop_done); return IRQ_HANDLED; } static int wcnss_init_regulators(struct qcom_wcnss *wcnss, const struct wcnss_vreg_info *info, int num_vregs) { struct regulator_bulk_data *bulk; int ret; int i; bulk = devm_kcalloc(wcnss->dev, num_vregs, sizeof(struct regulator_bulk_data), GFP_KERNEL); if (!bulk) return -ENOMEM; for (i = 0; i < num_vregs; i++) bulk[i].supply = info[i].name; ret = devm_regulator_bulk_get(wcnss->dev, num_vregs, bulk); if (ret) return ret; for (i = 0; i < num_vregs; i++) { if (info[i].max_voltage) regulator_set_voltage(bulk[i].consumer, info[i].min_voltage, info[i].max_voltage); if (info[i].load_uA) regulator_set_load(bulk[i].consumer, info[i].load_uA); } wcnss->vregs = bulk; wcnss->num_vregs = num_vregs; return 0; } static int wcnss_request_irq(struct qcom_wcnss *wcnss, struct platform_device *pdev, const char *name, bool optional, irq_handler_t thread_fn) { int ret; ret = platform_get_irq_byname(pdev, name); if (ret < 0 && optional) { dev_dbg(&pdev->dev, "no %s IRQ defined, ignoring ", name); return 0; } else if (ret < 0) { dev_err(&pdev->dev, "no %s IRQ defined ", name); return ret; } ret = devm_request_threaded_irq(&pdev->dev, ret, NULL, thread_fn, IRQF_TRIGGER_RISING | IRQF_ONESHOT, "wcnss", wcnss); if (ret) dev_err(&pdev->dev, "request %s IRQ failed ", name); return ret; } static int wcnss_alloc_memory_region(struct qcom_wcnss *wcnss) { struct device_node *node; struct resource r; int ret; node = of_parse_phandle(wcnss->dev->of_node, "memory-region", 0); if (!node) { dev_err(wcnss->dev, "no memory-region specified "); return -EINVAL; } ret = of_address_to_resource(node, 0, &r); if (ret) return ret; wcnss->mem_phys = wcnss->mem_reloc = r.start; wcnss->mem_size = resource_size(&r); wcnss->mem_region = devm_ioremap_wc(wcnss->dev, wcnss->mem_phys, wcnss->mem_size); if (!wcnss->mem_region) { dev_err(wcnss->dev, "unable to map memory region: %pa+%zx ", &r.start, wcnss->mem_size); return -EBUSY; } return 0; } static int wcnss_probe(struct platform_device *pdev) { const struct wcnss_data *data; struct qcom_wcnss *wcnss; struct resource *res; struct rproc *rproc; void __iomem *mmio; int ret; data = of_device_get_match_data(&pdev->dev); if (!qcom_scm_is_available()) return -EPROBE_DEFER; if (!qcom_scm_pas_supported(WCNSS_PAS_ID)) { dev_err(&pdev->dev, "PAS is not available for WCNSS "); return -ENXIO; } rproc = rproc_alloc(&pdev->dev, pdev->name, &wcnss_ops, WCNSS_FIRMWARE_NAME, sizeof(*wcnss)); if (!rproc) { dev_err(&pdev->dev, "unable to allocate remoteproc "); return -ENOMEM; } |
3898fc99d remoteproc: use r... |
501 |
rproc_coredump_set_elf_info(rproc, ELFCLASS32, EM_NONE); |
aed361adc remoteproc: qcom:... |
502 |
|
aed361adc remoteproc: qcom:... |
503 504 505 506 507 508 509 510 511 512 513 514 |
wcnss = (struct qcom_wcnss *)rproc->priv; wcnss->dev = &pdev->dev; wcnss->rproc = rproc; platform_set_drvdata(pdev, wcnss); init_completion(&wcnss->start_done); init_completion(&wcnss->stop_done); mutex_init(&wcnss->iris_lock); res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "pmu"); mmio = devm_ioremap_resource(&pdev->dev, res); |
f4e1f9bb3 remoteproc: qcom:... |
515 516 |
if (IS_ERR(mmio)) { ret = PTR_ERR(mmio); |
aed361adc remoteproc: qcom:... |
517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 |
goto free_rproc; }; ret = wcnss_alloc_memory_region(wcnss); if (ret) goto free_rproc; wcnss->pmu_cfg = mmio + data->pmu_offset; wcnss->spare_out = mmio + data->spare_offset; ret = wcnss_init_regulators(wcnss, data->vregs, data->num_vregs); if (ret) goto free_rproc; ret = wcnss_request_irq(wcnss, pdev, "wdog", false, wcnss_wdog_interrupt); if (ret < 0) goto free_rproc; wcnss->wdog_irq = ret; ret = wcnss_request_irq(wcnss, pdev, "fatal", false, wcnss_fatal_interrupt); if (ret < 0) goto free_rproc; wcnss->fatal_irq = ret; ret = wcnss_request_irq(wcnss, pdev, "ready", true, wcnss_ready_interrupt); if (ret < 0) goto free_rproc; wcnss->ready_irq = ret; ret = wcnss_request_irq(wcnss, pdev, "handover", true, wcnss_handover_interrupt); if (ret < 0) goto free_rproc; wcnss->handover_irq = ret; ret = wcnss_request_irq(wcnss, pdev, "stop-ack", true, wcnss_stop_ack_interrupt); if (ret < 0) goto free_rproc; wcnss->stop_ack_irq = ret; if (wcnss->stop_ack_irq) { wcnss->state = qcom_smem_state_get(&pdev->dev, "stop", &wcnss->stop_bit); if (IS_ERR(wcnss->state)) { ret = PTR_ERR(wcnss->state); goto free_rproc; } } |
b90fcfcb1 remoteproc: qcom:... |
564 |
qcom_add_smd_subdev(rproc, &wcnss->smd_subdev); |
1fb82ee80 remoteproc: qcom:... |
565 |
wcnss->sysmon = qcom_add_sysmon_subdev(rproc, "wcnss", WCNSS_SSCTL_ID); |
027045a6e remoteproc: qcom:... |
566 567 568 569 |
if (IS_ERR(wcnss->sysmon)) { ret = PTR_ERR(wcnss->sysmon); goto free_rproc; } |
5a856bc63 remoteproc: wcnss... |
570 |
|
aed361adc remoteproc: qcom:... |
571 572 573 574 575 576 577 |
ret = rproc_add(rproc); if (ret) goto free_rproc; return of_platform_populate(pdev->dev.of_node, NULL, NULL, &pdev->dev); free_rproc: |
433c0e04b remoteproc: Split... |
578 |
rproc_free(rproc); |
aed361adc remoteproc: qcom:... |
579 580 581 582 583 584 585 586 587 588 589 590 |
return ret; } static int wcnss_remove(struct platform_device *pdev) { struct qcom_wcnss *wcnss = platform_get_drvdata(pdev); of_platform_depopulate(&pdev->dev); qcom_smem_state_put(wcnss->state); rproc_del(wcnss->rproc); |
b90fcfcb1 remoteproc: qcom:... |
591 |
|
1fb82ee80 remoteproc: qcom:... |
592 |
qcom_remove_sysmon_subdev(wcnss->sysmon); |
b90fcfcb1 remoteproc: qcom:... |
593 |
qcom_remove_smd_subdev(wcnss->rproc, &wcnss->smd_subdev); |
433c0e04b remoteproc: Split... |
594 |
rproc_free(wcnss->rproc); |
aed361adc remoteproc: qcom:... |
595 596 597 598 599 600 601 602 603 604 |
return 0; } static const struct of_device_id wcnss_of_match[] = { { .compatible = "qcom,riva-pil", &riva_data }, { .compatible = "qcom,pronto-v1-pil", &pronto_v1_data }, { .compatible = "qcom,pronto-v2-pil", &pronto_v2_data }, { }, }; |
4958aabb0 remoteproc: qcom:... |
605 |
MODULE_DEVICE_TABLE(of, wcnss_of_match); |
aed361adc remoteproc: qcom:... |
606 607 608 609 610 611 612 613 614 |
static struct platform_driver wcnss_driver = { .probe = wcnss_probe, .remove = wcnss_remove, .driver = { .name = "qcom-wcnss-pil", .of_match_table = wcnss_of_match, }, }; |
6de1a507c remoteproc: qcom_... |
615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 |
static int __init wcnss_init(void) { int ret; ret = platform_driver_register(&wcnss_driver); if (ret) return ret; ret = platform_driver_register(&qcom_iris_driver); if (ret) platform_driver_unregister(&wcnss_driver); return ret; } module_init(wcnss_init); static void __exit wcnss_exit(void) { platform_driver_unregister(&qcom_iris_driver); platform_driver_unregister(&wcnss_driver); } module_exit(wcnss_exit); |
fff7fca51 remoteproc: qcom:... |
637 |
MODULE_DESCRIPTION("Qualcomm Peripheral Image Loader for Wireless Subsystem"); |
aed361adc remoteproc: qcom:... |
638 |
MODULE_LICENSE("GPL v2"); |