Blame view
drivers/slimbus/qcom-ctrl.c
18.1 KB
ad7fcbc30 slimbus: qcom: Ad... |
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 |
// SPDX-License-Identifier: GPL-2.0 /* * Copyright (c) 2011-2017, The Linux Foundation */ #include <linux/irq.h> #include <linux/kernel.h> #include <linux/init.h> #include <linux/slab.h> #include <linux/io.h> #include <linux/interrupt.h> #include <linux/platform_device.h> #include <linux/delay.h> #include <linux/clk.h> #include <linux/of.h> |
c088c335b slimbus: qcom: Ad... |
16 |
#include <linux/pm_runtime.h> |
ad7fcbc30 slimbus: qcom: Ad... |
17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 |
#include "slimbus.h" /* Manager registers */ #define MGR_CFG 0x200 #define MGR_STATUS 0x204 #define MGR_INT_EN 0x210 #define MGR_INT_STAT 0x214 #define MGR_INT_CLR 0x218 #define MGR_TX_MSG 0x230 #define MGR_RX_MSG 0x270 #define MGR_IE_STAT 0x2F0 #define MGR_VE_STAT 0x300 #define MGR_CFG_ENABLE 1 /* Framer registers */ #define FRM_CFG 0x400 #define FRM_STAT 0x404 #define FRM_INT_EN 0x410 #define FRM_INT_STAT 0x414 #define FRM_INT_CLR 0x418 #define FRM_WAKEUP 0x41C #define FRM_CLKCTL_DONE 0x420 #define FRM_IE_STAT 0x430 #define FRM_VE_STAT 0x440 /* Interface registers */ #define INTF_CFG 0x600 #define INTF_STAT 0x604 #define INTF_INT_EN 0x610 #define INTF_INT_STAT 0x614 #define INTF_INT_CLR 0x618 #define INTF_IE_STAT 0x630 #define INTF_VE_STAT 0x640 /* Interrupt status bits */ #define MGR_INT_TX_NACKED_2 BIT(25) #define MGR_INT_MSG_BUF_CONTE BIT(26) #define MGR_INT_RX_MSG_RCVD BIT(30) #define MGR_INT_TX_MSG_SENT BIT(31) /* Framer config register settings */ #define FRM_ACTIVE 1 #define CLK_GEAR 7 #define ROOT_FREQ 11 #define REF_CLK_GEAR 15 #define INTR_WAKE 19 #define SLIM_MSG_ASM_FIRST_WORD(l, mt, mc, dt, ad) \ ((l) | ((mt) << 5) | ((mc) << 8) | ((dt) << 15) | ((ad) << 16)) #define SLIM_ROOT_FREQ 24576000 |
c088c335b slimbus: qcom: Ad... |
68 |
#define QCOM_SLIM_AUTOSUSPEND 1000 |
ad7fcbc30 slimbus: qcom: Ad... |
69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 |
/* MAX message size over control channel */ #define SLIM_MSGQ_BUF_LEN 40 #define QCOM_TX_MSGS 2 #define QCOM_RX_MSGS 8 #define QCOM_BUF_ALLOC_RETRIES 10 #define CFG_PORT(r, v) ((v) ? CFG_PORT_V2(r) : CFG_PORT_V1(r)) /* V2 Component registers */ #define CFG_PORT_V2(r) ((r ## _V2)) #define COMP_CFG_V2 4 #define COMP_TRUST_CFG_V2 0x3000 /* V1 Component registers */ #define CFG_PORT_V1(r) ((r ## _V1)) #define COMP_CFG_V1 0 #define COMP_TRUST_CFG_V1 0x14 /* Resource group info for manager, and non-ported generic device-components */ #define EE_MGR_RSC_GRP (1 << 10) #define EE_NGD_2 (2 << 6) #define EE_NGD_1 0 struct slim_ctrl_buf { void *base; |
ad7fcbc30 slimbus: qcom: Ad... |
95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 |
spinlock_t lock; int head; int tail; int sl_sz; int n; }; struct qcom_slim_ctrl { struct slim_controller ctrl; struct slim_framer framer; struct device *dev; void __iomem *base; void __iomem *slew_reg; struct slim_ctrl_buf rx; struct slim_ctrl_buf tx; struct completion **wr_comp; int irq; struct workqueue_struct *rxwq; struct work_struct wd; struct clk *rclk; struct clk *hclk; }; static void qcom_slim_queue_tx(struct qcom_slim_ctrl *ctrl, void *buf, u8 len, u32 tx_reg) { int count = (len + 3) >> 2; __iowrite32_copy(ctrl->base + tx_reg, buf, count); /* Ensure Oder of subsequent writes */ mb(); } static void *slim_alloc_rxbuf(struct qcom_slim_ctrl *ctrl) { unsigned long flags; int idx; spin_lock_irqsave(&ctrl->rx.lock, flags); if ((ctrl->rx.tail + 1) % ctrl->rx.n == ctrl->rx.head) { spin_unlock_irqrestore(&ctrl->rx.lock, flags); dev_err(ctrl->dev, "RX QUEUE full!"); return NULL; } idx = ctrl->rx.tail; ctrl->rx.tail = (ctrl->rx.tail + 1) % ctrl->rx.n; spin_unlock_irqrestore(&ctrl->rx.lock, flags); return ctrl->rx.base + (idx * ctrl->rx.sl_sz); } |
c88c8d7aa slimbus: make fun... |
148 |
static void slim_ack_txn(struct qcom_slim_ctrl *ctrl, int err) |
ad7fcbc30 slimbus: qcom: Ad... |
149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 |
{ struct completion *comp; unsigned long flags; int idx; spin_lock_irqsave(&ctrl->tx.lock, flags); idx = ctrl->tx.head; ctrl->tx.head = (ctrl->tx.head + 1) % ctrl->tx.n; spin_unlock_irqrestore(&ctrl->tx.lock, flags); comp = ctrl->wr_comp[idx]; ctrl->wr_comp[idx] = NULL; complete(comp); } static irqreturn_t qcom_slim_handle_tx_irq(struct qcom_slim_ctrl *ctrl, u32 stat) { int err = 0; if (stat & MGR_INT_TX_MSG_SENT) writel_relaxed(MGR_INT_TX_MSG_SENT, ctrl->base + MGR_INT_CLR); if (stat & MGR_INT_TX_NACKED_2) { u32 mgr_stat = readl_relaxed(ctrl->base + MGR_STATUS); u32 mgr_ie_stat = readl_relaxed(ctrl->base + MGR_IE_STAT); u32 frm_stat = readl_relaxed(ctrl->base + FRM_STAT); u32 frm_cfg = readl_relaxed(ctrl->base + FRM_CFG); u32 frm_intr_stat = readl_relaxed(ctrl->base + FRM_INT_STAT); u32 frm_ie_stat = readl_relaxed(ctrl->base + FRM_IE_STAT); u32 intf_stat = readl_relaxed(ctrl->base + INTF_STAT); u32 intf_intr_stat = readl_relaxed(ctrl->base + INTF_INT_STAT); u32 intf_ie_stat = readl_relaxed(ctrl->base + INTF_IE_STAT); writel_relaxed(MGR_INT_TX_NACKED_2, ctrl->base + MGR_INT_CLR); dev_err(ctrl->dev, "TX Nack MGR:int:0x%x, stat:0x%x ", stat, mgr_stat); dev_err(ctrl->dev, "TX Nack MGR:ie:0x%x ", mgr_ie_stat); dev_err(ctrl->dev, "TX Nack FRM:int:0x%x, stat:0x%x ", frm_intr_stat, frm_stat); dev_err(ctrl->dev, "TX Nack FRM:cfg:0x%x, ie:0x%x ", frm_cfg, frm_ie_stat); dev_err(ctrl->dev, "TX Nack INTF:intr:0x%x, stat:0x%x ", intf_intr_stat, intf_stat); dev_err(ctrl->dev, "TX Nack INTF:ie:0x%x ", intf_ie_stat); err = -ENOTCONN; } slim_ack_txn(ctrl, err); return IRQ_HANDLED; } static irqreturn_t qcom_slim_handle_rx_irq(struct qcom_slim_ctrl *ctrl, u32 stat) { u32 *rx_buf, pkt[10]; bool q_rx = false; u8 mc, mt, len; pkt[0] = readl_relaxed(ctrl->base + MGR_RX_MSG); mt = SLIM_HEADER_GET_MT(pkt[0]); len = SLIM_HEADER_GET_RL(pkt[0]); mc = SLIM_HEADER_GET_MC(pkt[0]>>8); /* * this message cannot be handled by ISR, so * let work-queue handle it */ if (mt == SLIM_MSG_MT_CORE && mc == SLIM_MSG_MC_REPORT_PRESENT) { rx_buf = (u32 *)slim_alloc_rxbuf(ctrl); if (!rx_buf) { dev_err(ctrl->dev, "dropping RX:0x%x due to RX full ", pkt[0]); goto rx_ret_irq; } rx_buf[0] = pkt[0]; } else { rx_buf = pkt; } __ioread32_copy(rx_buf + 1, ctrl->base + MGR_RX_MSG + 4, DIV_ROUND_UP(len, 4)); switch (mc) { case SLIM_MSG_MC_REPORT_PRESENT: q_rx = true; break; case SLIM_MSG_MC_REPLY_INFORMATION: case SLIM_MSG_MC_REPLY_VALUE: slim_msg_response(&ctrl->ctrl, (u8 *)(rx_buf + 1), (u8)(*rx_buf >> 24), (len - 4)); break; default: dev_err(ctrl->dev, "unsupported MC,%x MT:%x ", mc, mt); break; } rx_ret_irq: writel(MGR_INT_RX_MSG_RCVD, ctrl->base + MGR_INT_CLR); if (q_rx) queue_work(ctrl->rxwq, &ctrl->wd); return IRQ_HANDLED; } static irqreturn_t qcom_slim_interrupt(int irq, void *d) { struct qcom_slim_ctrl *ctrl = d; u32 stat = readl_relaxed(ctrl->base + MGR_INT_STAT); int ret = IRQ_NONE; if (stat & MGR_INT_TX_MSG_SENT || stat & MGR_INT_TX_NACKED_2) ret = qcom_slim_handle_tx_irq(ctrl, stat); if (stat & MGR_INT_RX_MSG_RCVD) ret = qcom_slim_handle_rx_irq(ctrl, stat); return ret; } |
c088c335b slimbus: qcom: Ad... |
284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 |
static int qcom_clk_pause_wakeup(struct slim_controller *sctrl) { struct qcom_slim_ctrl *ctrl = dev_get_drvdata(sctrl->dev); clk_prepare_enable(ctrl->hclk); clk_prepare_enable(ctrl->rclk); enable_irq(ctrl->irq); writel_relaxed(1, ctrl->base + FRM_WAKEUP); /* Make sure framer wakeup write goes through before ISR fires */ mb(); /* * HW Workaround: Currently, slave is reporting lost-sync messages * after SLIMbus comes out of clock pause. * Transaction with slave fail before slave reports that message * Give some time for that report to come * SLIMbus wakes up in clock gear 10 at 24.576MHz. With each superframe * being 250 usecs, we wait for 5-10 superframes here to ensure * we get the message */ usleep_range(1250, 2500); return 0; } |
c88c8d7aa slimbus: make fun... |
307 308 309 |
static void *slim_alloc_txbuf(struct qcom_slim_ctrl *ctrl, struct slim_msg_txn *txn, struct completion *done) |
ad7fcbc30 slimbus: qcom: Ad... |
310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 |
{ unsigned long flags; int idx; spin_lock_irqsave(&ctrl->tx.lock, flags); if (((ctrl->tx.head + 1) % ctrl->tx.n) == ctrl->tx.tail) { spin_unlock_irqrestore(&ctrl->tx.lock, flags); dev_err(ctrl->dev, "controller TX buf unavailable"); return NULL; } idx = ctrl->tx.tail; ctrl->wr_comp[idx] = done; ctrl->tx.tail = (ctrl->tx.tail + 1) % ctrl->tx.n; spin_unlock_irqrestore(&ctrl->tx.lock, flags); return ctrl->tx.base + (idx * ctrl->tx.sl_sz); } static int qcom_xfer_msg(struct slim_controller *sctrl, struct slim_msg_txn *txn) { struct qcom_slim_ctrl *ctrl = dev_get_drvdata(sctrl->dev); DECLARE_COMPLETION_ONSTACK(done); void *pbuf = slim_alloc_txbuf(ctrl, txn, &done); unsigned long ms = txn->rl + HZ; u8 *puc; int ret = 0, timeout, retries = QCOM_BUF_ALLOC_RETRIES; u8 la = txn->la; u32 *head; /* HW expects length field to be excluded */ txn->rl--; /* spin till buffer is made available */ if (!pbuf) { while (retries--) { usleep_range(10000, 15000); pbuf = slim_alloc_txbuf(ctrl, txn, &done); if (pbuf) break; } } |
551b9ee47 slimbus: fix retr... |
353 |
if (retries < 0 && !pbuf) |
ad7fcbc30 slimbus: qcom: Ad... |
354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 |
return -ENOMEM; puc = (u8 *)pbuf; head = (u32 *)pbuf; if (txn->dt == SLIM_MSG_DEST_LOGICALADDR) { *head = SLIM_MSG_ASM_FIRST_WORD(txn->rl, txn->mt, txn->mc, 0, la); puc += 3; } else { *head = SLIM_MSG_ASM_FIRST_WORD(txn->rl, txn->mt, txn->mc, 1, la); puc += 2; } if (slim_tid_txn(txn->mt, txn->mc)) *(puc++) = txn->tid; if (slim_ec_txn(txn->mt, txn->mc)) { *(puc++) = (txn->ec & 0xFF); *(puc++) = (txn->ec >> 8) & 0xFF; } if (txn->msg && txn->msg->wbuf) memcpy(puc, txn->msg->wbuf, txn->msg->num_bytes); qcom_slim_queue_tx(ctrl, head, txn->rl, MGR_TX_MSG); timeout = wait_for_completion_timeout(&done, msecs_to_jiffies(ms)); if (!timeout) { dev_err(ctrl->dev, "TX timed out:MC:0x%x,mt:0x%x", txn->mc, txn->mt); ret = -ETIMEDOUT; } return ret; } static int qcom_set_laddr(struct slim_controller *sctrl, struct slim_eaddr *ead, u8 laddr) { struct qcom_slim_ctrl *ctrl = dev_get_drvdata(sctrl->dev); struct { __be16 manf_id; __be16 prod_code; u8 dev_index; u8 instance; u8 laddr; } __packed p; struct slim_val_inf msg = {0}; DEFINE_SLIM_EDEST_TXN(txn, SLIM_MSG_MC_ASSIGN_LOGICAL_ADDRESS, 10, laddr, &msg); int ret; p.manf_id = cpu_to_be16(ead->manf_id); p.prod_code = cpu_to_be16(ead->prod_code); p.dev_index = ead->dev_index; p.instance = ead->instance; p.laddr = laddr; msg.wbuf = (void *)&p; msg.num_bytes = 7; ret = slim_do_transfer(&ctrl->ctrl, &txn); if (ret) dev_err(ctrl->dev, "set LA:0x%x failed:ret:%d ", laddr, ret); return ret; } static int slim_get_current_rxbuf(struct qcom_slim_ctrl *ctrl, void *buf) { unsigned long flags; spin_lock_irqsave(&ctrl->rx.lock, flags); if (ctrl->rx.tail == ctrl->rx.head) { spin_unlock_irqrestore(&ctrl->rx.lock, flags); return -ENODATA; } memcpy(buf, ctrl->rx.base + (ctrl->rx.head * ctrl->rx.sl_sz), ctrl->rx.sl_sz); ctrl->rx.head = (ctrl->rx.head + 1) % ctrl->rx.n; spin_unlock_irqrestore(&ctrl->rx.lock, flags); return 0; } static void qcom_slim_rxwq(struct work_struct *work) { u8 buf[SLIM_MSGQ_BUF_LEN]; |
49cb93cb0 slimbus: qcom: re... |
447 |
u8 mc, mt; |
ad7fcbc30 slimbus: qcom: Ad... |
448 449 450 451 452 |
int ret; struct qcom_slim_ctrl *ctrl = container_of(work, struct qcom_slim_ctrl, wd); while ((slim_get_current_rxbuf(ctrl, buf)) != -ENODATA) { |
ad7fcbc30 slimbus: qcom: Ad... |
453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 |
mt = SLIM_HEADER_GET_MT(buf[0]); mc = SLIM_HEADER_GET_MC(buf[1]); if (mt == SLIM_MSG_MT_CORE && mc == SLIM_MSG_MC_REPORT_PRESENT) { struct slim_eaddr ea; u8 laddr; ea.manf_id = be16_to_cpup((__be16 *)&buf[2]); ea.prod_code = be16_to_cpup((__be16 *)&buf[4]); ea.dev_index = buf[6]; ea.instance = buf[7]; ret = slim_device_report_present(&ctrl->ctrl, &ea, &laddr); if (ret < 0) dev_err(ctrl->dev, "assign laddr failed:%d ", ret); } else { dev_err(ctrl->dev, "unexpected message:mc:%x, mt:%x ", mc, mt); } } } static void qcom_slim_prg_slew(struct platform_device *pdev, struct qcom_slim_ctrl *ctrl) { |
ad7fcbc30 slimbus: qcom: Ad... |
482 483 |
if (!ctrl->slew_reg) { /* SLEW RATE register for this SLIMbus */ |
0bc1c2d4a slimbus: qcom: fi... |
484 485 |
ctrl->slew_reg = devm_platform_ioremap_resource_byname(pdev, "slew"); if (IS_ERR(ctrl->slew_reg)) |
ad7fcbc30 slimbus: qcom: Ad... |
486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 |
return; } writel_relaxed(1, ctrl->slew_reg); /* Make sure SLIMbus-slew rate enabling goes through */ wmb(); } static int qcom_slim_probe(struct platform_device *pdev) { struct qcom_slim_ctrl *ctrl; struct slim_controller *sctrl; struct resource *slim_mem; int ret, ver; ctrl = devm_kzalloc(&pdev->dev, sizeof(*ctrl), GFP_KERNEL); if (!ctrl) return -ENOMEM; ctrl->hclk = devm_clk_get(&pdev->dev, "iface"); if (IS_ERR(ctrl->hclk)) return PTR_ERR(ctrl->hclk); ctrl->rclk = devm_clk_get(&pdev->dev, "core"); if (IS_ERR(ctrl->rclk)) return PTR_ERR(ctrl->rclk); ret = clk_set_rate(ctrl->rclk, SLIM_ROOT_FREQ); if (ret) { dev_err(&pdev->dev, "ref-clock set-rate failed:%d ", ret); return ret; } ctrl->irq = platform_get_irq(pdev, 0); if (!ctrl->irq) { dev_err(&pdev->dev, "no slimbus IRQ "); return -ENODEV; } sctrl = &ctrl->ctrl; sctrl->dev = &pdev->dev; ctrl->dev = &pdev->dev; platform_set_drvdata(pdev, ctrl); dev_set_drvdata(ctrl->dev, ctrl); slim_mem = platform_get_resource_byname(pdev, IORESOURCE_MEM, "ctrl"); ctrl->base = devm_ioremap_resource(ctrl->dev, slim_mem); |
e9cd25198 slimbus: remove r... |
535 |
if (IS_ERR(ctrl->base)) |
ff595a334 slimbus: qcom: Fi... |
536 |
return PTR_ERR(ctrl->base); |
ad7fcbc30 slimbus: qcom: Ad... |
537 538 539 |
sctrl->set_laddr = qcom_set_laddr; sctrl->xfer_msg = qcom_xfer_msg; |
c088c335b slimbus: qcom: Ad... |
540 |
sctrl->wakeup = qcom_clk_pause_wakeup; |
ad7fcbc30 slimbus: qcom: Ad... |
541 542 543 544 |
ctrl->tx.n = QCOM_TX_MSGS; ctrl->tx.sl_sz = SLIM_MSGQ_BUF_LEN; ctrl->rx.n = QCOM_RX_MSGS; ctrl->rx.sl_sz = SLIM_MSGQ_BUF_LEN; |
6396bb221 treewide: kzalloc... |
545 |
ctrl->wr_comp = kcalloc(QCOM_TX_MSGS, sizeof(struct completion *), |
ad7fcbc30 slimbus: qcom: Ad... |
546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 |
GFP_KERNEL); if (!ctrl->wr_comp) return -ENOMEM; spin_lock_init(&ctrl->rx.lock); spin_lock_init(&ctrl->tx.lock); INIT_WORK(&ctrl->wd, qcom_slim_rxwq); ctrl->rxwq = create_singlethread_workqueue("qcom_slim_rx"); if (!ctrl->rxwq) { dev_err(ctrl->dev, "Failed to start Rx WQ "); return -ENOMEM; } ctrl->framer.rootfreq = SLIM_ROOT_FREQ / 8; ctrl->framer.superfreq = ctrl->framer.rootfreq / SLIM_CL_PER_SUPERFRAME_DIV8; sctrl->a_framer = &ctrl->framer; sctrl->clkgear = SLIM_MAX_CLK_GEAR; qcom_slim_prg_slew(pdev, ctrl); ret = devm_request_irq(&pdev->dev, ctrl->irq, qcom_slim_interrupt, IRQF_TRIGGER_HIGH, "qcom_slim_irq", ctrl); if (ret) { dev_err(&pdev->dev, "request IRQ failed "); goto err_request_irq_failed; } ret = clk_prepare_enable(ctrl->hclk); if (ret) goto err_hclk_enable_failed; ret = clk_prepare_enable(ctrl->rclk); if (ret) goto err_rclk_enable_failed; |
c127f98ba slimbus: qcom-ctr... |
583 584 |
ctrl->tx.base = devm_kcalloc(&pdev->dev, ctrl->tx.n, ctrl->tx.sl_sz, GFP_KERNEL); |
ad7fcbc30 slimbus: qcom: Ad... |
585 586 587 588 |
if (!ctrl->tx.base) { ret = -ENOMEM; goto err; } |
c127f98ba slimbus: qcom-ctr... |
589 590 |
ctrl->rx.base = devm_kcalloc(&pdev->dev,ctrl->rx.n, ctrl->rx.sl_sz, GFP_KERNEL); |
ad7fcbc30 slimbus: qcom: Ad... |
591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 |
if (!ctrl->rx.base) { ret = -ENOMEM; goto err; } /* Register with framework before enabling frame, clock */ ret = slim_register_controller(&ctrl->ctrl); if (ret) { dev_err(ctrl->dev, "error adding controller "); goto err; } ver = readl_relaxed(ctrl->base); /* Version info in 16 MSbits */ ver >>= 16; /* Component register initialization */ writel(1, ctrl->base + CFG_PORT(COMP_CFG, ver)); writel((EE_MGR_RSC_GRP | EE_NGD_2 | EE_NGD_1), ctrl->base + CFG_PORT(COMP_TRUST_CFG, ver)); writel((MGR_INT_TX_NACKED_2 | MGR_INT_MSG_BUF_CONTE | MGR_INT_RX_MSG_RCVD | MGR_INT_TX_MSG_SENT), ctrl->base + MGR_INT_EN); writel(1, ctrl->base + MGR_CFG); /* Framer register initialization */ writel((1 << INTR_WAKE) | (0xA << REF_CLK_GEAR) | (0xA << CLK_GEAR) | (1 << ROOT_FREQ) | (1 << FRM_ACTIVE) | 1, ctrl->base + FRM_CFG); writel(MGR_CFG_ENABLE, ctrl->base + MGR_CFG); writel(1, ctrl->base + INTF_CFG); writel(1, ctrl->base + CFG_PORT(COMP_CFG, ver)); pm_runtime_use_autosuspend(&pdev->dev); pm_runtime_set_autosuspend_delay(&pdev->dev, QCOM_SLIM_AUTOSUSPEND); pm_runtime_set_active(&pdev->dev); pm_runtime_mark_last_busy(&pdev->dev); pm_runtime_enable(&pdev->dev); dev_dbg(ctrl->dev, "QCOM SB controller is up:ver:0x%x! ", ver); return 0; err: clk_disable_unprepare(ctrl->rclk); err_rclk_enable_failed: clk_disable_unprepare(ctrl->hclk); err_hclk_enable_failed: err_request_irq_failed: destroy_workqueue(ctrl->rxwq); return ret; } static int qcom_slim_remove(struct platform_device *pdev) { struct qcom_slim_ctrl *ctrl = platform_get_drvdata(pdev); |
c088c335b slimbus: qcom: Ad... |
647 |
pm_runtime_disable(&pdev->dev); |
ad7fcbc30 slimbus: qcom: Ad... |
648 |
slim_unregister_controller(&ctrl->ctrl); |
89d93c6da slimbus: qcom: ad... |
649 650 |
clk_disable_unprepare(ctrl->rclk); clk_disable_unprepare(ctrl->hclk); |
ad7fcbc30 slimbus: qcom: Ad... |
651 652 653 |
destroy_workqueue(ctrl->rxwq); return 0; } |
c088c335b slimbus: qcom: Ad... |
654 655 656 657 658 659 660 |
/* * If PM_RUNTIME is not defined, these 2 functions become helper * functions to be called from system suspend/resume. */ #ifdef CONFIG_PM static int qcom_slim_runtime_suspend(struct device *device) { |
d003c346b slimbus: qcom-ctr... |
661 |
struct qcom_slim_ctrl *ctrl = dev_get_drvdata(device); |
c088c335b slimbus: qcom: Ad... |
662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 |
int ret; dev_dbg(device, "pm_runtime: suspending... "); ret = slim_ctrl_clk_pause(&ctrl->ctrl, false, SLIM_CLK_UNSPECIFIED); if (ret) { dev_err(device, "clk pause not entered:%d", ret); } else { disable_irq(ctrl->irq); clk_disable_unprepare(ctrl->hclk); clk_disable_unprepare(ctrl->rclk); } return ret; } static int qcom_slim_runtime_resume(struct device *device) { |
d003c346b slimbus: qcom-ctr... |
679 |
struct qcom_slim_ctrl *ctrl = dev_get_drvdata(device); |
c088c335b slimbus: qcom: Ad... |
680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 |
int ret = 0; dev_dbg(device, "pm_runtime: resuming... "); ret = slim_ctrl_clk_pause(&ctrl->ctrl, true, 0); if (ret) dev_err(device, "clk pause not exited:%d", ret); return ret; } #endif #ifdef CONFIG_PM_SLEEP static int qcom_slim_suspend(struct device *dev) { int ret = 0; if (!pm_runtime_enabled(dev) || (!pm_runtime_suspended(dev))) { dev_dbg(dev, "system suspend"); ret = qcom_slim_runtime_suspend(dev); } return ret; } static int qcom_slim_resume(struct device *dev) { if (!pm_runtime_enabled(dev) || !pm_runtime_suspended(dev)) { int ret; dev_dbg(dev, "system resume"); ret = qcom_slim_runtime_resume(dev); if (!ret) { pm_runtime_mark_last_busy(dev); pm_request_autosuspend(dev); } return ret; } return 0; } #endif /* CONFIG_PM_SLEEP */ |
ad7fcbc30 slimbus: qcom: Ad... |
722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 |
static const struct dev_pm_ops qcom_slim_dev_pm_ops = { SET_SYSTEM_SLEEP_PM_OPS(qcom_slim_suspend, qcom_slim_resume) SET_RUNTIME_PM_OPS( qcom_slim_runtime_suspend, qcom_slim_runtime_resume, NULL ) }; static const struct of_device_id qcom_slim_dt_match[] = { { .compatible = "qcom,slim", }, { .compatible = "qcom,apq8064-slim", }, {} }; static struct platform_driver qcom_slim_driver = { .probe = qcom_slim_probe, .remove = qcom_slim_remove, .driver = { .name = "qcom_slim_ctrl", .of_match_table = qcom_slim_dt_match, |
c088c335b slimbus: qcom: Ad... |
743 |
.pm = &qcom_slim_dev_pm_ops, |
ad7fcbc30 slimbus: qcom: Ad... |
744 745 746 747 748 749 |
}, }; module_platform_driver(qcom_slim_driver); MODULE_LICENSE("GPL v2"); MODULE_DESCRIPTION("Qualcomm SLIMbus Controller"); |