Blame view
drivers/spi/spi-s3c24xx-regs.h
1.31 KB
4490e3c68 ARM: SAMSUNG: Add... |
1 2 |
/* SPDX-License-Identifier: GPL-2.0 */ /* |
dc98e4145 ARM: SAMSUNG: Mov... |
3 4 |
* Copyright (c) 2004 Fetron GmbH * |
dc98e4145 ARM: SAMSUNG: Mov... |
5 |
* S3C2410 SPI register definition |
4490e3c68 ARM: SAMSUNG: Add... |
6 |
*/ |
dc98e4145 ARM: SAMSUNG: Mov... |
7 |
|
0144e3fce ARM: s3c24xx: mov... |
8 9 |
#ifndef __SPI_S3C2410_H #define __SPI_S3C2410_H |
dc98e4145 ARM: SAMSUNG: Mov... |
10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 |
#define S3C2410_SPCON (0x00) #define S3C2410_SPCON_SMOD_DMA (2 << 5) /* DMA mode */ #define S3C2410_SPCON_SMOD_INT (1 << 5) /* interrupt mode */ #define S3C2410_SPCON_SMOD_POLL (0 << 5) /* polling mode */ #define S3C2410_SPCON_ENSCK (1 << 4) /* Enable SCK */ #define S3C2410_SPCON_MSTR (1 << 3) /* Master:1, Slave:0 select */ #define S3C2410_SPCON_CPOL_HIGH (1 << 2) /* Clock polarity select */ #define S3C2410_SPCON_CPOL_LOW (0 << 2) /* Clock polarity select */ #define S3C2410_SPCON_CPHA_FMTB (1 << 1) /* Clock Phase Select */ #define S3C2410_SPCON_CPHA_FMTA (0 << 1) /* Clock Phase Select */ #define S3C2410_SPSTA (0x04) #define S3C2410_SPSTA_DCOL (1 << 2) /* Data Collision Error */ #define S3C2410_SPSTA_MULD (1 << 1) /* Multi Master Error */ #define S3C2410_SPSTA_READY (1 << 0) /* Data Tx/Rx ready */ #define S3C2412_SPSTA_READY_ORG (1 << 3) #define S3C2410_SPPIN (0x08) #define S3C2410_SPPIN_ENMUL (1 << 2) /* Multi Master Error detect */ #define S3C2410_SPPIN_RESERVED (1 << 1) #define S3C2410_SPPIN_KEEP (1 << 0) /* Master Out keep */ #define S3C2410_SPPRE (0x0C) #define S3C2410_SPTDAT (0x10) #define S3C2410_SPRDAT (0x14) |
0144e3fce ARM: s3c24xx: mov... |
40 |
#endif /* __SPI_S3C2410_H */ |