Blame view
drivers/ide/cs5536.c
6.96 KB
450515395 treewide: Replace... |
1 |
// SPDX-License-Identifier: GPL-2.0-only |
a77dcc437 ide: add CS5536 h... |
2 3 4 5 6 |
/* * CS5536 PATA support * (C) 2007 Martin K. Petersen <mkp@mkp.net> * (C) 2009 Bartlomiej Zolnierkiewicz * |
a77dcc437 ide: add CS5536 h... |
7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 |
* Documentation: * Available from AMD web site. * * The IDE timing registers for the CS5536 live in the Geode Machine * Specific Register file and not PCI config space. Most BIOSes * virtualize the PCI registers so the chip looks like a standard IDE * controller. Unfortunately not all implementations get this right. * In particular some have problems with unaligned accesses to the * virtualized PCI registers. This driver always does full dword * writes to work around the issue. Also, in case of a bad BIOS this * driver can be loaded with the "msr=1" parameter which forces using * the Machine Specific Registers to configure the device. */ #include <linux/kernel.h> #include <linux/module.h> #include <linux/pci.h> #include <linux/init.h> #include <linux/ide.h> #include <asm/msr.h> #define DRV_NAME "cs5536" enum { MSR_IDE_CFG = 0x51300010, PCI_IDE_CFG = 0x40, CFG = 0, DTC = 2, CAST = 3, ETC = 4, IDE_CFG_CHANEN = (1 << 1), IDE_CFG_CABLE = (1 << 17) | (1 << 16), IDE_D0_SHIFT = 24, IDE_D1_SHIFT = 16, IDE_DRV_MASK = 0xff, IDE_CAST_D0_SHIFT = 6, IDE_CAST_D1_SHIFT = 4, IDE_CAST_DRV_MASK = 0x3, IDE_CAST_CMD_SHIFT = 24, IDE_CAST_CMD_MASK = 0xff, IDE_ETC_UDMA_MASK = 0xc0, }; static int use_msr; static int cs5536_read(struct pci_dev *pdev, int reg, u32 *val) { if (unlikely(use_msr)) { u32 dummy; rdmsr(MSR_IDE_CFG + reg, *val, dummy); return 0; } return pci_read_config_dword(pdev, PCI_IDE_CFG + reg * 4, val); } static int cs5536_write(struct pci_dev *pdev, int reg, int val) { if (unlikely(use_msr)) { wrmsr(MSR_IDE_CFG + reg, val, 0); return 0; } return pci_write_config_dword(pdev, PCI_IDE_CFG + reg * 4, val); } static void cs5536_program_dtc(ide_drive_t *drive, u8 tim) { struct pci_dev *pdev = to_pci_dev(drive->hwif->dev); int dshift = (drive->dn & 1) ? IDE_D1_SHIFT : IDE_D0_SHIFT; u32 dtc; cs5536_read(pdev, DTC, &dtc); dtc &= ~(IDE_DRV_MASK << dshift); dtc |= tim << dshift; cs5536_write(pdev, DTC, dtc); } /** * cs5536_cable_detect - detect cable type * @hwif: Port to detect on * * Perform cable detection for ATA66 capable cable. * * Returns a cable type. */ static u8 cs5536_cable_detect(ide_hwif_t *hwif) { struct pci_dev *pdev = to_pci_dev(hwif->dev); u32 cfg; cs5536_read(pdev, CFG, &cfg); if (cfg & IDE_CFG_CABLE) return ATA_CBL_PATA80; else return ATA_CBL_PATA40; } /** * cs5536_set_pio_mode - PIO timing setup |
e085b3cae ide: change ->set... |
116 |
* @hwif: ATA port |
a77dcc437 ide: add CS5536 h... |
117 |
* @drive: ATA device |
a77dcc437 ide: add CS5536 h... |
118 |
*/ |
e085b3cae ide: change ->set... |
119 |
static void cs5536_set_pio_mode(ide_hwif_t *hwif, ide_drive_t *drive) |
a77dcc437 ide: add CS5536 h... |
120 121 122 123 124 125 126 127 128 129 130 131 |
{ static const u8 drv_timings[5] = { 0x98, 0x55, 0x32, 0x21, 0x20, }; static const u8 addr_timings[5] = { 0x2, 0x1, 0x0, 0x0, 0x0, }; static const u8 cmd_timings[5] = { 0x99, 0x92, 0x90, 0x22, 0x20, }; |
e085b3cae ide: change ->set... |
132 |
struct pci_dev *pdev = to_pci_dev(hwif->dev); |
a77dcc437 ide: add CS5536 h... |
133 134 |
ide_drive_t *pair = ide_get_pair_dev(drive); int cshift = (drive->dn & 1) ? IDE_CAST_D1_SHIFT : IDE_CAST_D0_SHIFT; |
5bfb151f1 ide: do not acces... |
135 |
unsigned long timings = (unsigned long)ide_get_drivedata(drive); |
a77dcc437 ide: add CS5536 h... |
136 |
u32 cast; |
e085b3cae ide: change ->set... |
137 |
const u8 pio = drive->pio_mode - XFER_PIO_0; |
a77dcc437 ide: add CS5536 h... |
138 139 140 |
u8 cmd_pio = pio; if (pair) |
280d69b12 cs5536: use ->pio... |
141 |
cmd_pio = min_t(u8, pio, pair->pio_mode - XFER_PIO_0); |
a77dcc437 ide: add CS5536 h... |
142 |
|
5bfb151f1 ide: do not acces... |
143 144 145 |
timings &= (IDE_DRV_MASK << 8); timings |= drv_timings[pio]; ide_set_drivedata(drive, (void *)timings); |
a77dcc437 ide: add CS5536 h... |
146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 |
cs5536_program_dtc(drive, drv_timings[pio]); cs5536_read(pdev, CAST, &cast); cast &= ~(IDE_CAST_DRV_MASK << cshift); cast |= addr_timings[pio] << cshift; cast &= ~(IDE_CAST_CMD_MASK << IDE_CAST_CMD_SHIFT); cast |= cmd_timings[cmd_pio] << IDE_CAST_CMD_SHIFT; cs5536_write(pdev, CAST, cast); } /** * cs5536_set_dma_mode - DMA timing setup |
8776168ca ide: change ->set... |
162 |
* @hwif: ATA port |
a77dcc437 ide: add CS5536 h... |
163 |
* @drive: ATA device |
a77dcc437 ide: add CS5536 h... |
164 |
*/ |
8776168ca ide: change ->set... |
165 |
static void cs5536_set_dma_mode(ide_hwif_t *hwif, ide_drive_t *drive) |
a77dcc437 ide: add CS5536 h... |
166 167 168 169 170 171 172 173 |
{ static const u8 udma_timings[6] = { 0xc2, 0xc1, 0xc0, 0xc4, 0xc5, 0xc6, }; static const u8 mwdma_timings[3] = { 0x67, 0x21, 0x20, }; |
8776168ca ide: change ->set... |
174 |
struct pci_dev *pdev = to_pci_dev(hwif->dev); |
a77dcc437 ide: add CS5536 h... |
175 |
int dshift = (drive->dn & 1) ? IDE_D1_SHIFT : IDE_D0_SHIFT; |
5bfb151f1 ide: do not acces... |
176 |
unsigned long timings = (unsigned long)ide_get_drivedata(drive); |
a77dcc437 ide: add CS5536 h... |
177 |
u32 etc; |
8776168ca ide: change ->set... |
178 |
const u8 mode = drive->dma_mode; |
a77dcc437 ide: add CS5536 h... |
179 180 181 182 183 184 185 186 |
cs5536_read(pdev, ETC, &etc); if (mode >= XFER_UDMA_0) { etc &= ~(IDE_DRV_MASK << dshift); etc |= udma_timings[mode - XFER_UDMA_0] << dshift; } else { /* MWDMA */ etc &= ~(IDE_ETC_UDMA_MASK << dshift); |
5bfb151f1 ide: do not acces... |
187 188 189 |
timings &= IDE_DRV_MASK; timings |= mwdma_timings[mode - XFER_MW_DMA_0] << 8; ide_set_drivedata(drive, (void *)timings); |
a77dcc437 ide: add CS5536 h... |
190 191 192 193 194 195 196 |
} cs5536_write(pdev, ETC, etc); } static void cs5536_dma_start(ide_drive_t *drive) { |
5bfb151f1 ide: do not acces... |
197 |
unsigned long timings = (unsigned long)ide_get_drivedata(drive); |
a77dcc437 ide: add CS5536 h... |
198 |
if (drive->current_speed < XFER_UDMA_0 && |
5bfb151f1 ide: do not acces... |
199 200 |
(timings >> 8) != (timings & IDE_DRV_MASK)) cs5536_program_dtc(drive, timings >> 8); |
a77dcc437 ide: add CS5536 h... |
201 202 203 204 205 206 207 |
ide_dma_start(drive); } static int cs5536_dma_end(ide_drive_t *drive) { int ret = ide_dma_end(drive); |
5bfb151f1 ide: do not acces... |
208 |
unsigned long timings = (unsigned long)ide_get_drivedata(drive); |
a77dcc437 ide: add CS5536 h... |
209 210 |
if (drive->current_speed < XFER_UDMA_0 && |
5bfb151f1 ide: do not acces... |
211 212 |
(timings >> 8) != (timings & IDE_DRV_MASK)) cs5536_program_dtc(drive, timings & IDE_DRV_MASK); |
a77dcc437 ide: add CS5536 h... |
213 214 215 216 217 218 219 220 221 222 223 224 225 |
return ret; } static const struct ide_port_ops cs5536_port_ops = { .set_pio_mode = cs5536_set_pio_mode, .set_dma_mode = cs5536_set_dma_mode, .cable_detect = cs5536_cable_detect, }; static const struct ide_dma_ops cs5536_dma_ops = { .dma_host_set = ide_dma_host_set, .dma_setup = ide_dma_setup, |
a77dcc437 ide: add CS5536 h... |
226 227 228 229 |
.dma_start = cs5536_dma_start, .dma_end = cs5536_dma_end, .dma_test_irq = ide_dma_test_irq, .dma_lost_irq = ide_dma_lost_irq, |
22117d6ea ide: add ->dma_ti... |
230 |
.dma_timer_expiry = ide_dma_sff_timer_expiry, |
15da90b51 cs5536: define dm... |
231 |
.dma_sff_read_status = ide_dma_sff_read_status, |
a77dcc437 ide: add CS5536 h... |
232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 |
}; static const struct ide_port_info cs5536_info = { .name = DRV_NAME, .port_ops = &cs5536_port_ops, .dma_ops = &cs5536_dma_ops, .host_flags = IDE_HFLAG_SINGLE, .pio_mask = ATA_PIO4, .mwdma_mask = ATA_MWDMA2, .udma_mask = ATA_UDMA5, }; /** * cs5536_init_one * @dev: PCI device * @id: Entry in match table */ static int cs5536_init_one(struct pci_dev *dev, const struct pci_device_id *id) { u32 cfg; if (use_msr) printk(KERN_INFO DRV_NAME ": Using MSR regs instead of PCI "); cs5536_read(dev, CFG, &cfg); if ((cfg & IDE_CFG_CHANEN) == 0) { printk(KERN_ERR DRV_NAME ": disabled by BIOS "); return -ENODEV; } return ide_pci_init_one(dev, &cs5536_info, NULL); } static const struct pci_device_id cs5536_pci_tbl[] = { { PCI_VDEVICE(AMD, PCI_DEVICE_ID_AMD_CS5536_IDE), }, { }, }; static struct pci_driver cs5536_pci_driver = { .name = DRV_NAME, .id_table = cs5536_pci_tbl, .probe = cs5536_init_one, .remove = ide_pci_remove, .suspend = ide_pci_suspend, .resume = ide_pci_resume, }; |
a6fd6063e ide: cs5536: use ... |
282 |
module_pci_driver(cs5536_pci_driver); |
a77dcc437 ide: add CS5536 h... |
283 284 285 286 287 288 289 290 |
MODULE_AUTHOR("Martin K. Petersen, Bartlomiej Zolnierkiewicz"); MODULE_DESCRIPTION("low-level driver for the CS5536 IDE controller"); MODULE_LICENSE("GPL"); MODULE_DEVICE_TABLE(pci, cs5536_pci_tbl); module_param_named(msr, use_msr, int, 0644); MODULE_PARM_DESC(msr, "Force using MSR to configure IDE function (Default: 0)"); |