Blame view
arch/arm/boot/dts/vf610-cosmic.dts
1.99 KB
931398ecd ARM: dts: add ini... |
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 |
/* * Copyright 2013 Freescale Semiconductor, Inc. * Copyright 2013 Linaro Limited * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License as published by * the Free Software Foundation; either version 2 of the License, or * (at your option) any later version. */ /dts-v1/; #include "vf610.dtsi" / { model = "PHYTEC Cosmic/Cosmic+ Board"; compatible = "phytec,vf610-cosmic", "fsl,vf610"; chosen { bootargs = "console=ttyLP1,115200"; }; memory { reg = <0x80000000 0x10000000>; }; |
3f3ebfb84 ARM: dts: vf610: ... |
25 26 27 28 |
enet_ext: enet_ext { compatible = "fixed-clock"; #clock-cells = <0>; clock-frequency = <50000000>; |
931398ecd ARM: dts: add ini... |
29 |
}; |
3f3ebfb84 ARM: dts: vf610: ... |
30 |
}; |
931398ecd ARM: dts: add ini... |
31 |
|
3f3ebfb84 ARM: dts: vf610: ... |
32 33 34 |
&clks { clocks = <&sxosc>, <&fxosc>, <&enet_ext>; clock-names = "sxosc", "fxosc", "enet_ext"; |
931398ecd ARM: dts: add ini... |
35 |
}; |
ab699bc79 ARM: dts: vf610: ... |
36 37 38 39 40 41 |
&esdhc1 { pinctrl-names = "default"; pinctrl-0 = <&pinctrl_esdhc1>; bus-width = <4>; status = "okay"; }; |
931398ecd ARM: dts: add ini... |
42 43 44 |
&fec1 { phy-mode = "rmii"; pinctrl-names = "default"; |
07ed1eed5 ARM: dts: vf610: ... |
45 |
pinctrl-0 = <&pinctrl_fec1>; |
931398ecd ARM: dts: add ini... |
46 47 |
status = "okay"; }; |
07ed1eed5 ARM: dts: vf610: ... |
48 49 |
&iomuxc { vf610-cosmic { |
ab699bc79 ARM: dts: vf610: ... |
50 51 52 53 54 55 56 57 58 59 60 |
pinctrl_esdhc1: esdhc1grp { fsl,pins = < VF610_PAD_PTA24__ESDHC1_CLK 0x31ef VF610_PAD_PTA25__ESDHC1_CMD 0x31ef VF610_PAD_PTA26__ESDHC1_DAT0 0x31ef VF610_PAD_PTA27__ESDHC1_DAT1 0x31ef VF610_PAD_PTA28__ESDHC1_DATA2 0x31ef VF610_PAD_PTA29__ESDHC1_DAT3 0x31ef VF610_PAD_PTB28__GPIO_98 0x219d >; }; |
07ed1eed5 ARM: dts: vf610: ... |
61 62 63 64 65 |
pinctrl_fec1: fec1grp { fsl,pins = < VF610_PAD_PTC9__ENET_RMII1_MDC 0x30d2 VF610_PAD_PTC10__ENET_RMII1_MDIO 0x30d3 VF610_PAD_PTC11__ENET_RMII1_CRS 0x30d1 |
aa5fec2db ARM: dts: vf610: ... |
66 |
VF610_PAD_PTC12__ENET_RMII1_RXD1 0x30d1 |
07ed1eed5 ARM: dts: vf610: ... |
67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 |
VF610_PAD_PTC13__ENET_RMII1_RXD0 0x30d1 VF610_PAD_PTC14__ENET_RMII1_RXER 0x30d1 VF610_PAD_PTC15__ENET_RMII1_TXD1 0x30d2 VF610_PAD_PTC16__ENET_RMII1_TXD0 0x30d2 VF610_PAD_PTC17__ENET_RMII1_TXEN 0x30d2 >; }; pinctrl_uart1: uart1grp { fsl,pins = < VF610_PAD_PTB4__UART1_TX 0x21a2 VF610_PAD_PTB5__UART1_RX 0x21a1 >; }; }; }; |
931398ecd ARM: dts: add ini... |
83 84 |
&uart1 { pinctrl-names = "default"; |
07ed1eed5 ARM: dts: vf610: ... |
85 |
pinctrl-0 = <&pinctrl_uart1>; |
931398ecd ARM: dts: add ini... |
86 87 |
status = "okay"; }; |