Blame view

arch/arm/mach-s3c64xx/setup-ide.c 1.19 KB
0ab0b6d22   Abhilash Kesavan   ARM: S3C64XX: Add...
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
  /* linux/arch/arm/mach-s3c64xx/setup-ide.c
   *
   * Copyright (c) 2010 Samsung Electronics Co., Ltd.
   *		http://www.samsung.com/
   *
   * S3C64XX setup information for IDE
   *
   * This program is free software; you can redistribute it and/or modify
   * it under the terms of the GNU General Public License version 2 as
   * published by the Free Software Foundation.
  */
  
  #include <linux/kernel.h>
  #include <linux/gpio.h>
  #include <linux/io.h>
  
  #include <mach/map.h>
  #include <mach/regs-clock.h>
  #include <plat/gpio-cfg.h>
6b2cff960   Mark Brown   ARM: S3C64XX: Ens...
20
  #include <plat/ata.h>
0ab0b6d22   Abhilash Kesavan   ARM: S3C64XX: Add...
21
22
23
24
  
  void s3c64xx_ide_setup_gpio(void)
  {
  	u32 reg;
0ab0b6d22   Abhilash Kesavan   ARM: S3C64XX: Add...
25
26
27
28
29
30
31
32
33
34
  
  	reg = readl(S3C_MEM_SYS_CFG) & (~0x3f);
  
  	/* Independent CF interface, CF chip select configuration */
  	writel(reg | MEM_SYS_CFG_INDEP_CF |
  		MEM_SYS_CFG_EBI_FIX_PRI_CFCON, S3C_MEM_SYS_CFG);
  
  	s3c_gpio_cfgpin(S3C64XX_GPB(4), S3C_GPIO_SFN(4));
  
  	/* Set XhiDATA[15:0] pins as CF Data[15:0] */
aef698a72   Kukjin Kim   ARM: S3C64XX: 2nd...
35
  	s3c_gpio_cfgpin_range(S3C64XX_GPK(0), 16, S3C_GPIO_SFN(5));
0ab0b6d22   Abhilash Kesavan   ARM: S3C64XX: Add...
36
37
  
  	/* Set XhiADDR[2:0] pins as CF ADDR[2:0] */
aef698a72   Kukjin Kim   ARM: S3C64XX: 2nd...
38
  	s3c_gpio_cfgpin_range(S3C64XX_GPL(0), 3, S3C_GPIO_SFN(6));
0ab0b6d22   Abhilash Kesavan   ARM: S3C64XX: Add...
39
40
41
  
  	/* Set Xhi ctrl pins as CF ctrl pins(IORDY, IOWR, IORD, CE[0:1]) */
  	s3c_gpio_cfgpin(S3C64XX_GPM(5), S3C_GPIO_SFN(1));
aef698a72   Kukjin Kim   ARM: S3C64XX: 2nd...
42
  	s3c_gpio_cfgpin_range(S3C64XX_GPM(0), 5, S3C_GPIO_SFN(6));
0ab0b6d22   Abhilash Kesavan   ARM: S3C64XX: Add...
43
  }