Blame view

arch/mips/cavium-octeon/dma-octeon.c 9.82 KB
5b3b16880   David Daney   MIPS: Add Cavium ...
1
2
3
4
5
6
7
8
9
10
  /*
   * This file is subject to the terms and conditions of the GNU General Public
   * License.  See the file "COPYING" in the main directory of this archive
   * for more details.
   *
   * Copyright (C) 2000  Ani Joshi <ajoshi@unixbox.com>
   * Copyright (C) 2000, 2001  Ralf Baechle <ralf@gnu.org>
   * Copyright (C) 2005 Ilya A. Volynets-Evenbakh <ilya@total-knowledge.com>
   * swiped from i386, and cloned for MIPS by Geert, polished by Ralf.
   * IP32 changes by Ilya.
b93b2abce   David Daney   MIPS: Octeon: Rew...
11
   * Copyright (C) 2010 Cavium Networks, Inc.
5b3b16880   David Daney   MIPS: Add Cavium ...
12
   */
e8635b484   David Daney   MIPS: Add Cavium ...
13
  #include <linux/dma-mapping.h>
e8635b484   David Daney   MIPS: Add Cavium ...
14
  #include <linux/scatterlist.h>
b93b2abce   David Daney   MIPS: Octeon: Rew...
15
  #include <linux/bootmem.h>
cae39d138   Paul Gortmaker   mips: add export....
16
  #include <linux/export.h>
b93b2abce   David Daney   MIPS: Octeon: Rew...
17
18
19
20
  #include <linux/swiotlb.h>
  #include <linux/types.h>
  #include <linux/init.h>
  #include <linux/mm.h>
e8635b484   David Daney   MIPS: Add Cavium ...
21

b93b2abce   David Daney   MIPS: Octeon: Rew...
22
  #include <asm/bootinfo.h>
e8635b484   David Daney   MIPS: Add Cavium ...
23
24
  
  #include <asm/octeon/octeon.h>
b93b2abce   David Daney   MIPS: Octeon: Rew...
25
26
27
  
  #ifdef CONFIG_PCI
  #include <asm/octeon/pci-octeon.h>
e8635b484   David Daney   MIPS: Add Cavium ...
28
29
  #include <asm/octeon/cvmx-npi-defs.h>
  #include <asm/octeon/cvmx-pci-defs.h>
5b3b16880   David Daney   MIPS: Add Cavium ...
30

b93b2abce   David Daney   MIPS: Octeon: Rew...
31
32
33
34
35
36
37
  static dma_addr_t octeon_hole_phys_to_dma(phys_addr_t paddr)
  {
  	if (paddr >= CVMX_PCIE_BAR1_PHYS_BASE && paddr < (CVMX_PCIE_BAR1_PHYS_BASE + CVMX_PCIE_BAR1_PHYS_SIZE))
  		return paddr - CVMX_PCIE_BAR1_PHYS_BASE + CVMX_PCIE_BAR1_RC_BASE;
  	else
  		return paddr;
  }
5b3b16880   David Daney   MIPS: Add Cavium ...
38

b93b2abce   David Daney   MIPS: Octeon: Rew...
39
40
41
42
43
44
45
46
47
48
49
50
51
52
  static phys_addr_t octeon_hole_dma_to_phys(dma_addr_t daddr)
  {
  	if (daddr >= CVMX_PCIE_BAR1_RC_BASE)
  		return daddr + CVMX_PCIE_BAR1_PHYS_BASE - CVMX_PCIE_BAR1_RC_BASE;
  	else
  		return daddr;
  }
  
  static dma_addr_t octeon_gen1_phys_to_dma(struct device *dev, phys_addr_t paddr)
  {
  	if (paddr >= 0x410000000ull && paddr < 0x420000000ull)
  		paddr -= 0x400000000ull;
  	return octeon_hole_phys_to_dma(paddr);
  }
e8635b484   David Daney   MIPS: Add Cavium ...
53

b93b2abce   David Daney   MIPS: Octeon: Rew...
54
55
56
  static phys_addr_t octeon_gen1_dma_to_phys(struct device *dev, dma_addr_t daddr)
  {
  	daddr = octeon_hole_dma_to_phys(daddr);
e8635b484   David Daney   MIPS: Add Cavium ...
57

b93b2abce   David Daney   MIPS: Octeon: Rew...
58
59
  	if (daddr >= 0x10000000ull && daddr < 0x20000000ull)
  		daddr += 0x400000000ull;
e8635b484   David Daney   MIPS: Add Cavium ...
60

b93b2abce   David Daney   MIPS: Octeon: Rew...
61
62
  	return daddr;
  }
e8635b484   David Daney   MIPS: Add Cavium ...
63

714c1f5c1   David Daney   MIPS: Octeon: Upd...
64
65
66
67
68
69
70
71
72
  static dma_addr_t octeon_gen2_phys_to_dma(struct device *dev, phys_addr_t paddr)
  {
  	return octeon_hole_phys_to_dma(paddr);
  }
  
  static phys_addr_t octeon_gen2_dma_to_phys(struct device *dev, dma_addr_t daddr)
  {
  	return octeon_hole_dma_to_phys(daddr);
  }
b93b2abce   David Daney   MIPS: Octeon: Rew...
73
  static dma_addr_t octeon_big_phys_to_dma(struct device *dev, phys_addr_t paddr)
5b3b16880   David Daney   MIPS: Add Cavium ...
74
  {
b93b2abce   David Daney   MIPS: Octeon: Rew...
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
  	if (paddr >= 0x410000000ull && paddr < 0x420000000ull)
  		paddr -= 0x400000000ull;
  
  	/* Anything in the BAR1 hole or above goes via BAR2 */
  	if (paddr >= 0xf0000000ull)
  		paddr = OCTEON_BAR2_PCI_ADDRESS + paddr;
  
  	return paddr;
  }
  
  static phys_addr_t octeon_big_dma_to_phys(struct device *dev, dma_addr_t daddr)
  {
  	if (daddr >= OCTEON_BAR2_PCI_ADDRESS)
  		daddr -= OCTEON_BAR2_PCI_ADDRESS;
  
  	if (daddr >= 0x10000000ull && daddr < 0x20000000ull)
  		daddr += 0x400000000ull;
  	return daddr;
  }
  
  static dma_addr_t octeon_small_phys_to_dma(struct device *dev,
  					   phys_addr_t paddr)
  {
  	if (paddr >= 0x410000000ull && paddr < 0x420000000ull)
  		paddr -= 0x400000000ull;
  
  	/* Anything not in the BAR1 range goes via BAR2 */
  	if (paddr >= octeon_bar1_pci_phys && paddr < octeon_bar1_pci_phys + 0x8000000ull)
  		paddr = paddr - octeon_bar1_pci_phys;
  	else
  		paddr = OCTEON_BAR2_PCI_ADDRESS + paddr;
  
  	return paddr;
  }
  
  static phys_addr_t octeon_small_dma_to_phys(struct device *dev,
  					    dma_addr_t daddr)
  {
  	if (daddr >= OCTEON_BAR2_PCI_ADDRESS)
  		daddr -= OCTEON_BAR2_PCI_ADDRESS;
  	else
  		daddr += octeon_bar1_pci_phys;
  
  	if (daddr >= 0x10000000ull && daddr < 0x20000000ull)
  		daddr += 0x400000000ull;
  	return daddr;
  }
  
  #endif /* CONFIG_PCI */
  
  static dma_addr_t octeon_dma_map_page(struct device *dev, struct page *page,
  	unsigned long offset, size_t size, enum dma_data_direction direction,
  	struct dma_attrs *attrs)
  {
  	dma_addr_t daddr = swiotlb_map_page(dev, page, offset, size,
  					    direction, attrs);
5b3b16880   David Daney   MIPS: Add Cavium ...
131
  	mb();
e8635b484   David Daney   MIPS: Add Cavium ...
132

b93b2abce   David Daney   MIPS: Octeon: Rew...
133
134
135
136
137
138
139
  	return daddr;
  }
  
  static int octeon_dma_map_sg(struct device *dev, struct scatterlist *sg,
  	int nents, enum dma_data_direction direction, struct dma_attrs *attrs)
  {
  	int r = swiotlb_map_sg_attrs(dev, sg, nents, direction, attrs);
e8635b484   David Daney   MIPS: Add Cavium ...
140
  	mb();
b93b2abce   David Daney   MIPS: Octeon: Rew...
141
142
  	return r;
  }
e8635b484   David Daney   MIPS: Add Cavium ...
143

b93b2abce   David Daney   MIPS: Octeon: Rew...
144
145
146
147
148
149
  static void octeon_dma_sync_single_for_device(struct device *dev,
  	dma_addr_t dma_handle, size_t size, enum dma_data_direction direction)
  {
  	swiotlb_sync_single_for_device(dev, dma_handle, size, direction);
  	mb();
  }
e8635b484   David Daney   MIPS: Add Cavium ...
150

b93b2abce   David Daney   MIPS: Octeon: Rew...
151
152
153
154
155
156
  static void octeon_dma_sync_sg_for_device(struct device *dev,
  	struct scatterlist *sg, int nelems, enum dma_data_direction direction)
  {
  	swiotlb_sync_sg_for_device(dev, sg, nelems, direction);
  	mb();
  }
e8635b484   David Daney   MIPS: Add Cavium ...
157

b93b2abce   David Daney   MIPS: Octeon: Rew...
158
159
160
161
  static void *octeon_dma_alloc_coherent(struct device *dev, size_t size,
  	dma_addr_t *dma_handle, gfp_t gfp)
  {
  	void *ret;
e8635b484   David Daney   MIPS: Add Cavium ...
162

b93b2abce   David Daney   MIPS: Octeon: Rew...
163
164
165
166
167
168
169
170
171
172
173
174
  	if (dma_alloc_from_coherent(dev, size, dma_handle, &ret))
  		return ret;
  
  	/* ignore region specifiers */
  	gfp &= ~(__GFP_DMA | __GFP_DMA32 | __GFP_HIGHMEM);
  
  #ifdef CONFIG_ZONE_DMA
  	if (dev == NULL)
  		gfp |= __GFP_DMA;
  	else if (dev->coherent_dma_mask <= DMA_BIT_MASK(24))
  		gfp |= __GFP_DMA;
  	else
e8635b484   David Daney   MIPS: Add Cavium ...
175
  #endif
b93b2abce   David Daney   MIPS: Octeon: Rew...
176
177
178
179
180
181
  #ifdef CONFIG_ZONE_DMA32
  	     if (dev->coherent_dma_mask <= DMA_BIT_MASK(32))
  		gfp |= __GFP_DMA32;
  	else
  #endif
  		;
e8635b484   David Daney   MIPS: Add Cavium ...
182

b93b2abce   David Daney   MIPS: Octeon: Rew...
183
184
  	/* Don't invoke OOM killer */
  	gfp |= __GFP_NORETRY;
e8635b484   David Daney   MIPS: Add Cavium ...
185

b93b2abce   David Daney   MIPS: Octeon: Rew...
186
  	ret = swiotlb_alloc_coherent(dev, size, dma_handle, gfp);
e8635b484   David Daney   MIPS: Add Cavium ...
187

b93b2abce   David Daney   MIPS: Octeon: Rew...
188
  	mb();
e8635b484   David Daney   MIPS: Add Cavium ...
189

b93b2abce   David Daney   MIPS: Octeon: Rew...
190
191
  	return ret;
  }
e8635b484   David Daney   MIPS: Add Cavium ...
192

b93b2abce   David Daney   MIPS: Octeon: Rew...
193
194
195
196
  static void octeon_dma_free_coherent(struct device *dev, size_t size,
  	void *vaddr, dma_addr_t dma_handle)
  {
  	int order = get_order(size);
e8635b484   David Daney   MIPS: Add Cavium ...
197

b93b2abce   David Daney   MIPS: Octeon: Rew...
198
199
200
201
  	if (dma_release_from_coherent(dev, order, vaddr))
  		return;
  
  	swiotlb_free_coherent(dev, size, vaddr, dma_handle);
5b3b16880   David Daney   MIPS: Add Cavium ...
202
  }
b93b2abce   David Daney   MIPS: Octeon: Rew...
203
  static dma_addr_t octeon_unity_phys_to_dma(struct device *dev, phys_addr_t paddr)
5b3b16880   David Daney   MIPS: Add Cavium ...
204
  {
b93b2abce   David Daney   MIPS: Octeon: Rew...
205
206
  	return paddr;
  }
e8635b484   David Daney   MIPS: Add Cavium ...
207

b93b2abce   David Daney   MIPS: Octeon: Rew...
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
  static phys_addr_t octeon_unity_dma_to_phys(struct device *dev, dma_addr_t daddr)
  {
  	return daddr;
  }
  
  struct octeon_dma_map_ops {
  	struct dma_map_ops dma_map_ops;
  	dma_addr_t (*phys_to_dma)(struct device *dev, phys_addr_t paddr);
  	phys_addr_t (*dma_to_phys)(struct device *dev, dma_addr_t daddr);
  };
  
  dma_addr_t phys_to_dma(struct device *dev, phys_addr_t paddr)
  {
  	struct octeon_dma_map_ops *ops = container_of(get_dma_ops(dev),
  						      struct octeon_dma_map_ops,
  						      dma_map_ops);
  
  	return ops->phys_to_dma(dev, paddr);
  }
  EXPORT_SYMBOL(phys_to_dma);
  
  phys_addr_t dma_to_phys(struct device *dev, dma_addr_t daddr)
  {
  	struct octeon_dma_map_ops *ops = container_of(get_dma_ops(dev),
  						      struct octeon_dma_map_ops,
  						      dma_map_ops);
  
  	return ops->dma_to_phys(dev, daddr);
  }
  EXPORT_SYMBOL(dma_to_phys);
  
  static struct octeon_dma_map_ops octeon_linear_dma_map_ops = {
  	.dma_map_ops = {
  		.alloc_coherent = octeon_dma_alloc_coherent,
  		.free_coherent = octeon_dma_free_coherent,
  		.map_page = octeon_dma_map_page,
  		.unmap_page = swiotlb_unmap_page,
  		.map_sg = octeon_dma_map_sg,
  		.unmap_sg = swiotlb_unmap_sg_attrs,
  		.sync_single_for_cpu = swiotlb_sync_single_for_cpu,
  		.sync_single_for_device = octeon_dma_sync_single_for_device,
  		.sync_sg_for_cpu = swiotlb_sync_sg_for_cpu,
  		.sync_sg_for_device = octeon_dma_sync_sg_for_device,
  		.mapping_error = swiotlb_dma_mapping_error,
  		.dma_supported = swiotlb_dma_supported
  	},
  	.phys_to_dma = octeon_unity_phys_to_dma,
  	.dma_to_phys = octeon_unity_dma_to_phys
  };
  
  char *octeon_swiotlb;
  
  void __init plat_swiotlb_setup(void)
  {
  	int i;
  	phys_t max_addr;
  	phys_t addr_size;
  	size_t swiotlbsize;
  	unsigned long swiotlb_nslabs;
  
  	max_addr = 0;
  	addr_size = 0;
  
  	for (i = 0 ; i < boot_mem_map.nr_map; i++) {
  		struct boot_mem_map_entry *e = &boot_mem_map.map[i];
714c1f5c1   David Daney   MIPS: Octeon: Upd...
273
  		if (e->type != BOOT_MEM_RAM && e->type != BOOT_MEM_INIT_RAM)
b93b2abce   David Daney   MIPS: Octeon: Rew...
274
275
276
  			continue;
  
  		/* These addresses map low for PCI. */
714c1f5c1   David Daney   MIPS: Octeon: Upd...
277
  		if (e->addr > 0x410000000ull && !OCTEON_IS_MODEL(OCTEON_CN6XXX))
b93b2abce   David Daney   MIPS: Octeon: Rew...
278
279
280
281
282
283
284
285
286
287
288
289
  			continue;
  
  		addr_size += e->size;
  
  		if (max_addr < e->addr + e->size)
  			max_addr = e->addr + e->size;
  
  	}
  
  	swiotlbsize = PAGE_SIZE;
  
  #ifdef CONFIG_PCI
e8635b484   David Daney   MIPS: Add Cavium ...
290
  	/*
b93b2abce   David Daney   MIPS: Octeon: Rew...
291
292
  	 * For OCTEON_DMA_BAR_TYPE_SMALL, size the iotlb at 1/4 memory
  	 * size to a maximum of 64MB
e8635b484   David Daney   MIPS: Add Cavium ...
293
  	 */
b93b2abce   David Daney   MIPS: Octeon: Rew...
294
295
296
297
298
299
300
301
302
303
304
305
306
  	if (OCTEON_IS_MODEL(OCTEON_CN31XX)
  	    || OCTEON_IS_MODEL(OCTEON_CN38XX_PASS2)) {
  		swiotlbsize = addr_size / 4;
  		if (swiotlbsize > 64 * (1<<20))
  			swiotlbsize = 64 * (1<<20);
  	} else if (max_addr > 0xf0000000ul) {
  		/*
  		 * Otherwise only allocate a big iotlb if there is
  		 * memory past the BAR1 hole.
  		 */
  		swiotlbsize = 64 * (1<<20);
  	}
  #endif
714c1f5c1   David Daney   MIPS: Octeon: Upd...
307
308
309
310
311
  #ifdef CONFIG_USB_OCTEON_OHCI
  	/* OCTEON II ohci is only 32-bit. */
  	if (OCTEON_IS_MODEL(OCTEON_CN6XXX) && max_addr >= 0x100000000ul)
  		swiotlbsize = 64 * (1<<20);
  #endif
b93b2abce   David Daney   MIPS: Octeon: Rew...
312
313
314
315
316
  	swiotlb_nslabs = swiotlbsize >> IO_TLB_SHIFT;
  	swiotlb_nslabs = ALIGN(swiotlb_nslabs, IO_TLB_SEGSIZE);
  	swiotlbsize = swiotlb_nslabs << IO_TLB_SHIFT;
  
  	octeon_swiotlb = alloc_bootmem_low_pages(swiotlbsize);
e8635b484   David Daney   MIPS: Add Cavium ...
317

b93b2abce   David Daney   MIPS: Octeon: Rew...
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
  	swiotlb_init_with_tbl(octeon_swiotlb, swiotlb_nslabs, 1);
  
  	mips_dma_map_ops = &octeon_linear_dma_map_ops.dma_map_ops;
  }
  
  #ifdef CONFIG_PCI
  static struct octeon_dma_map_ops _octeon_pci_dma_map_ops = {
  	.dma_map_ops = {
  		.alloc_coherent = octeon_dma_alloc_coherent,
  		.free_coherent = octeon_dma_free_coherent,
  		.map_page = octeon_dma_map_page,
  		.unmap_page = swiotlb_unmap_page,
  		.map_sg = octeon_dma_map_sg,
  		.unmap_sg = swiotlb_unmap_sg_attrs,
  		.sync_single_for_cpu = swiotlb_sync_single_for_cpu,
  		.sync_single_for_device = octeon_dma_sync_single_for_device,
  		.sync_sg_for_cpu = swiotlb_sync_sg_for_cpu,
  		.sync_sg_for_device = octeon_dma_sync_sg_for_device,
  		.mapping_error = swiotlb_dma_mapping_error,
  		.dma_supported = swiotlb_dma_supported
  	},
  };
  
  struct dma_map_ops *octeon_pci_dma_map_ops;
  
  void __init octeon_pci_dma_init(void)
  {
e8635b484   David Daney   MIPS: Add Cavium ...
345
  	switch (octeon_dma_bar_type) {
714c1f5c1   David Daney   MIPS: Octeon: Upd...
346
347
348
349
  	case OCTEON_DMA_BAR_TYPE_PCIE2:
  		_octeon_pci_dma_map_ops.phys_to_dma = octeon_gen2_phys_to_dma;
  		_octeon_pci_dma_map_ops.dma_to_phys = octeon_gen2_dma_to_phys;
  		break;
e8635b484   David Daney   MIPS: Add Cavium ...
350
  	case OCTEON_DMA_BAR_TYPE_PCIE:
b93b2abce   David Daney   MIPS: Octeon: Rew...
351
352
353
  		_octeon_pci_dma_map_ops.phys_to_dma = octeon_gen1_phys_to_dma;
  		_octeon_pci_dma_map_ops.dma_to_phys = octeon_gen1_dma_to_phys;
  		break;
e8635b484   David Daney   MIPS: Add Cavium ...
354
  	case OCTEON_DMA_BAR_TYPE_BIG:
b93b2abce   David Daney   MIPS: Octeon: Rew...
355
356
  		_octeon_pci_dma_map_ops.phys_to_dma = octeon_big_phys_to_dma;
  		_octeon_pci_dma_map_ops.dma_to_phys = octeon_big_dma_to_phys;
e8635b484   David Daney   MIPS: Add Cavium ...
357
  		break;
e8635b484   David Daney   MIPS: Add Cavium ...
358
  	case OCTEON_DMA_BAR_TYPE_SMALL:
b93b2abce   David Daney   MIPS: Octeon: Rew...
359
360
  		_octeon_pci_dma_map_ops.phys_to_dma = octeon_small_phys_to_dma;
  		_octeon_pci_dma_map_ops.dma_to_phys = octeon_small_dma_to_phys;
e8635b484   David Daney   MIPS: Add Cavium ...
361
  		break;
e8635b484   David Daney   MIPS: Add Cavium ...
362
  	default:
b93b2abce   David Daney   MIPS: Octeon: Rew...
363
  		BUG();
e8635b484   David Daney   MIPS: Add Cavium ...
364
  	}
b93b2abce   David Daney   MIPS: Octeon: Rew...
365
  	octeon_pci_dma_map_ops = &_octeon_pci_dma_map_ops.dma_map_ops;
5b3b16880   David Daney   MIPS: Add Cavium ...
366
  }
b93b2abce   David Daney   MIPS: Octeon: Rew...
367
  #endif /* CONFIG_PCI */