Blame view

arch/mips/kernel/cevt-ds1287.c 2.79 KB
6457d9fc3   Yoichi Yuasa   [MIPS] DS1287: Ad...
1
2
3
  /*
   *  DS1287 clockevent driver
   *
ada8e9514   Yoichi Yuasa   Update Yoichi Yua...
4
   *  Copyright (C) 2008  Yoichi Yuasa <yuasa@linux-mips.org>
6457d9fc3   Yoichi Yuasa   [MIPS] DS1287: Ad...
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
   *
   *  This program is free software; you can redistribute it and/or modify
   *  it under the terms of the GNU General Public License as published by
   *  the Free Software Foundation; either version 2 of the License, or
   *  (at your option) any later version.
   *
   *  This program is distributed in the hope that it will be useful,
   *  but WITHOUT ANY WARRANTY; without even the implied warranty of
   *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   *  GNU General Public License for more details.
   *
   *  You should have received a copy of the GNU General Public License
   *  along with this program; if not, write to the Free Software
   *  Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA
   */
  #include <linux/clockchips.h>
  #include <linux/init.h>
  #include <linux/interrupt.h>
  #include <linux/mc146818rtc.h>
ca4d3e674   David Howells   MIPS: Add missing...
24
  #include <linux/irq.h>
6457d9fc3   Yoichi Yuasa   [MIPS] DS1287: Ad...
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
  
  #include <asm/time.h>
  
  int ds1287_timer_state(void)
  {
  	return (CMOS_READ(RTC_REG_C) & RTC_PF) != 0;
  }
  
  int ds1287_set_base_clock(unsigned int hz)
  {
  	u8 rate;
  
  	switch (hz) {
  	case 128:
  		rate = 0x9;
  		break;
  	case 256:
  		rate = 0x8;
  		break;
  	case 1024:
  		rate = 0x6;
  		break;
  	default:
  		return -EINVAL;
  	}
  
  	CMOS_WRITE(RTC_REF_CLCK_32KHZ | rate, RTC_REG_A);
  
  	return 0;
  }
  
  static int ds1287_set_next_event(unsigned long delta,
  				 struct clock_event_device *evt)
  {
  	return -EINVAL;
  }
  
  static void ds1287_set_mode(enum clock_event_mode mode,
  			    struct clock_event_device *evt)
  {
  	u8 val;
  
  	spin_lock(&rtc_lock);
  
  	val = CMOS_READ(RTC_REG_B);
  
  	switch (mode) {
  	case CLOCK_EVT_MODE_PERIODIC:
  		val |= RTC_PIE;
  		break;
  	default:
  		val &= ~RTC_PIE;
  		break;
  	}
  
  	CMOS_WRITE(val, RTC_REG_B);
  
  	spin_unlock(&rtc_lock);
  }
  
  static void ds1287_event_handler(struct clock_event_device *dev)
  {
  }
  
  static struct clock_event_device ds1287_clockevent = {
  	.name		= "ds1287",
  	.features	= CLOCK_EVT_FEAT_PERIODIC,
6457d9fc3   Yoichi Yuasa   [MIPS] DS1287: Ad...
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
  	.set_next_event	= ds1287_set_next_event,
  	.set_mode	= ds1287_set_mode,
  	.event_handler	= ds1287_event_handler,
  };
  
  static irqreturn_t ds1287_interrupt(int irq, void *dev_id)
  {
  	struct clock_event_device *cd = &ds1287_clockevent;
  
  	/* Ack the RTC interrupt. */
  	CMOS_READ(RTC_REG_C);
  
  	cd->event_handler(cd);
  
  	return IRQ_HANDLED;
  }
  
  static struct irqaction ds1287_irqaction = {
  	.handler	= ds1287_interrupt,
8b5690f88   Yong Zhang   MIPS: irq: Remove...
111
  	.flags		= IRQF_PERCPU | IRQF_TIMER,
6457d9fc3   Yoichi Yuasa   [MIPS] DS1287: Ad...
112
113
114
115
116
117
118
119
120
121
122
123
124
  	.name		= "ds1287",
  };
  
  int __init ds1287_clockevent_init(int irq)
  {
  	struct clock_event_device *cd;
  
  	cd = &ds1287_clockevent;
  	cd->rating = 100;
  	cd->irq = irq;
  	clockevent_set_clock(cd, 32768);
  	cd->max_delta_ns = clockevent_delta2ns(0x7fffffff, cd);
  	cd->min_delta_ns = clockevent_delta2ns(0x300, cd);
320ab2b0b   Rusty Russell   cpumask: convert ...
125
  	cd->cpumask = cpumask_of(0);
6457d9fc3   Yoichi Yuasa   [MIPS] DS1287: Ad...
126
127
128
129
130
  
  	clockevents_register_device(&ds1287_clockevent);
  
  	return setup_irq(irq, &ds1287_irqaction);
  }