Eric Lee / smarc-fsl-linux-kernel

Blame view

arch/mips/mipssim/sim_int.c 1.87 KB
edit raw normal view history
f6e2373ad   Ralf Baechle   [MIPS] MIPSsim: M... 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
 
  /*
   * Copyright (C) 1999, 2005 MIPS Technologies, Inc.  All rights reserved.
   *
   *  This program is free software; you can distribute it and/or modify it
   *  under the terms of the GNU General Public License (Version 2) as
   *  published by the Free Software Foundation.
   *
   *  This program is distributed in the hope it will be useful, but WITHOUT
   *  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
   *  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
   *  for more details.
   *
   *  You should have received a copy of the GNU General Public License along
   *  with this program; if not, write to the Free Software Foundation, Inc.,
   *  59 Temple Place - Suite 330, Boston MA 02111-1307, USA.
   *
   */
  #include <linux/init.h>
  #include <linux/sched.h>
f6e2373ad   Ralf Baechle   [MIPS] MIPSsim: M... 
20
21
22
23
24
25
26
 
  #include <linux/interrupt.h>
  #include <linux/kernel_stat.h>
  #include <asm/mips-boards/simint.h>
  #include <asm/irq_cpu.h>
  
  static inline int clz(unsigned long x)
  {
49a89efbb   Ralf Baechle   [MIPS] Fix "no sp... 
27
 
  	__asm__(
f6e2373ad   Ralf Baechle   [MIPS] MIPSsim: M... 
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
 
  	"	.set	push					
  "
  	"	.set	mips32					
  "
  	"	clz	%0, %1					
  "
  	"	.set	pop					
  "
  	: "=r" (x)
  	: "r" (x));
  
  	return x;
  }
  
  /*
   * Version of ffs that only looks at bits 12..15.
   */
  static inline unsigned int irq_ffs(unsigned int pending)
  {
  #if defined(CONFIG_CPU_MIPS32) || defined(CONFIG_CPU_MIPS64)
  	return -clz(pending) + 31 - CAUSEB_IP;
  #else
  	unsigned int a0 = 7;
  	unsigned int t0;
  
  	t0 = s0 & 0xf000;
  	t0 = t0 < 1;
  	t0 = t0 << 2;
  	a0 = a0 - t0;
  	s0 = s0 << t0;
  
  	t0 = s0 & 0xc000;
  	t0 = t0 < 1;
  	t0 = t0 << 1;
  	a0 = a0 - t0;
  	s0 = s0 << t0;
  
  	t0 = s0 & 0x8000;
  	t0 = t0 < 1;
  	/* t0 = t0 << 2; */
  	a0 = a0 - t0;
  	/* s0 = s0 << t0; */
  
  	return a0;
  #endif
  }
  
  asmlinkage void plat_irq_dispatch(void)
  {
  	unsigned int pending = read_c0_cause() & read_c0_status() & ST0_IM;
  	int irq;
  
  	irq = irq_ffs(pending);
  
  	if (irq > 0)
a74b46051   Ralf Baechle   [MIPS] MIPSsim: F... 
83
 
  		do_IRQ(MIPS_CPU_IRQ_BASE + irq);
f6e2373ad   Ralf Baechle   [MIPS] MIPSsim: M... 
84
85
86
87
88
89
90
91
 
  	else
  		spurious_interrupt();
  }
  
  void __init arch_init_irq(void)
  {
  	mips_cpu_irq_init();
  }