Blame view

drivers/clk/ux500/abx500-clk.c 3.76 KB
45228ef32   Ulf Hansson   clk: ux500: Initi...
1
2
3
4
5
6
7
8
9
10
11
12
13
14
  /*
   * abx500 clock implementation for ux500 platform.
   *
   * Copyright (C) 2012 ST-Ericsson SA
   * Author: Ulf Hansson <ulf.hansson@linaro.org>
   *
   * License terms: GNU General Public License (GPL) version 2
   */
  
  #include <linux/err.h>
  #include <linux/module.h>
  #include <linux/device.h>
  #include <linux/platform_device.h>
  #include <linux/mfd/abx500/ab8500.h>
312f0f0b9   Ulf Hansson   clk: ux500: abx50...
15
  #include <linux/mfd/abx500/ab8500-sysctrl.h>
312f0f0b9   Ulf Hansson   clk: ux500: abx50...
16
17
18
19
  #include <linux/clkdev.h>
  #include <linux/clk-provider.h>
  #include <linux/mfd/dbx500-prcmu.h>
  #include "clk.h"
45228ef32   Ulf Hansson   clk: ux500: Initi...
20
21
22
23
  
  /* Clock definitions for ab8500 */
  static int ab8500_reg_clks(struct device *dev)
  {
312f0f0b9   Ulf Hansson   clk: ux500: abx50...
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
  	int ret;
  	struct clk *clk;
  
  	const char *intclk_parents[] = {"ab8500_sysclk", "ulpclk"};
  	u16 intclk_reg_sel[] = {0 , AB8500_SYSULPCLKCTRL1};
  	u8 intclk_reg_mask[] = {0 , AB8500_SYSULPCLKCTRL1_SYSULPCLKINTSEL_MASK};
  	u8 intclk_reg_bits[] = {
  		0 ,
  		(1 << AB8500_SYSULPCLKCTRL1_SYSULPCLKINTSEL_SHIFT)
  	};
  
  	dev_info(dev, "register clocks for ab850x
  ");
  
  	/* Enable SWAT */
  	ret = ab8500_sysctrl_set(AB8500_SWATCTRL, AB8500_SWATCTRL_SWATENABLE);
  	if (ret)
  		return ret;
  
  	/* ab8500_sysclk */
66f4ae777   Stephen Boyd   clk: ux500: Remov...
44
  	clk = clk_reg_prcmu_gate("ab8500_sysclk", NULL, PRCMU_SYSCLK, 0);
312f0f0b9   Ulf Hansson   clk: ux500: abx50...
45
46
  	clk_register_clkdev(clk, "sysclk", "ab8500-usb.0");
  	clk_register_clkdev(clk, "sysclk", "ab-iddet.0");
20faa59e0   Fabio Baltieri   clk: ux500: abx50...
47
  	clk_register_clkdev(clk, "sysclk", "snd-soc-mop500.0");
312f0f0b9   Ulf Hansson   clk: ux500: abx50...
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
  	clk_register_clkdev(clk, "sysclk", "shrm_bus");
  
  	/* ab8500_sysclk2 */
  	clk = clk_reg_sysctrl_gate(dev , "ab8500_sysclk2", "ab8500_sysclk",
  		AB8500_SYSULPCLKCTRL1, AB8500_SYSULPCLKCTRL1_SYSCLKBUF2REQ,
  		AB8500_SYSULPCLKCTRL1_SYSCLKBUF2REQ, 0, 0);
  	clk_register_clkdev(clk, "sysclk", "0-0070");
  
  	/* ab8500_sysclk3 */
  	clk = clk_reg_sysctrl_gate(dev , "ab8500_sysclk3", "ab8500_sysclk",
  		AB8500_SYSULPCLKCTRL1, AB8500_SYSULPCLKCTRL1_SYSCLKBUF3REQ,
  		AB8500_SYSULPCLKCTRL1_SYSCLKBUF3REQ, 0, 0);
  	clk_register_clkdev(clk, "sysclk", "cg1960_core.0");
  
  	/* ab8500_sysclk4 */
  	clk = clk_reg_sysctrl_gate(dev , "ab8500_sysclk4", "ab8500_sysclk",
  		AB8500_SYSULPCLKCTRL1, AB8500_SYSULPCLKCTRL1_SYSCLKBUF4REQ,
  		AB8500_SYSULPCLKCTRL1_SYSCLKBUF4REQ, 0, 0);
  
  	/* ab_ulpclk */
  	clk = clk_reg_sysctrl_gate_fixed_rate(dev, "ulpclk", NULL,
  		AB8500_SYSULPCLKCTRL1, AB8500_SYSULPCLKCTRL1_ULPCLKREQ,
  		AB8500_SYSULPCLKCTRL1_ULPCLKREQ,
66f4ae777   Stephen Boyd   clk: ux500: Remov...
71
  		38400000, 9000, 0);
20faa59e0   Fabio Baltieri   clk: ux500: abx50...
72
  	clk_register_clkdev(clk, "ulpclk", "snd-soc-mop500.0");
312f0f0b9   Ulf Hansson   clk: ux500: abx50...
73
74
75
76
  
  	/* ab8500_intclk */
  	clk = clk_reg_sysctrl_set_parent(dev , "intclk", intclk_parents, 2,
  		intclk_reg_sel, intclk_reg_mask, intclk_reg_bits, 0);
20faa59e0   Fabio Baltieri   clk: ux500: abx50...
77
  	clk_register_clkdev(clk, "intclk", "snd-soc-mop500.0");
312f0f0b9   Ulf Hansson   clk: ux500: abx50...
78
79
80
81
82
83
  	clk_register_clkdev(clk, NULL, "ab8500-pwm.1");
  
  	/* ab8500_audioclk */
  	clk = clk_reg_sysctrl_gate(dev , "audioclk", "intclk",
  		AB8500_SYSULPCLKCTRL1, AB8500_SYSULPCLKCTRL1_AUDIOCLKENA,
  		AB8500_SYSULPCLKCTRL1_AUDIOCLKENA, 0, 0);
20faa59e0   Fabio Baltieri   clk: ux500: abx50...
84
  	clk_register_clkdev(clk, "audioclk", "ab8500-codec.0");
312f0f0b9   Ulf Hansson   clk: ux500: abx50...
85

45228ef32   Ulf Hansson   clk: ux500: Initi...
86
87
88
89
90
91
92
93
94
95
96
97
98
99
  	return 0;
  }
  
  /* Clock definitions for ab8540 */
  static int ab8540_reg_clks(struct device *dev)
  {
  	return 0;
  }
  
  /* Clock definitions for ab9540 */
  static int ab9540_reg_clks(struct device *dev)
  {
  	return 0;
  }
0fe763c57   Greg Kroah-Hartman   Drivers: misc: re...
100
  static int abx500_clk_probe(struct platform_device *pdev)
45228ef32   Ulf Hansson   clk: ux500: Initi...
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
  {
  	struct ab8500 *parent = dev_get_drvdata(pdev->dev.parent);
  	int ret;
  
  	if (is_ab8500(parent) || is_ab8505(parent)) {
  		ret = ab8500_reg_clks(&pdev->dev);
  	} else if (is_ab8540(parent)) {
  		ret = ab8540_reg_clks(&pdev->dev);
  	} else if (is_ab9540(parent)) {
  		ret = ab9540_reg_clks(&pdev->dev);
  	} else {
  		dev_err(&pdev->dev, "non supported plf id
  ");
  		return -ENODEV;
  	}
  
  	return ret;
  }
  
  static struct platform_driver abx500_clk_driver = {
  	.driver = {
  		.name = "abx500-clk",
45228ef32   Ulf Hansson   clk: ux500: Initi...
123
124
125
126
127
128
129
130
131
132
133
134
135
136
  	},
  	.probe	= abx500_clk_probe,
  };
  
  static int __init abx500_clk_init(void)
  {
  	return platform_driver_register(&abx500_clk_driver);
  }
  
  arch_initcall(abx500_clk_init);
  
  MODULE_AUTHOR("Ulf Hansson <ulf.hansson@linaro.org");
  MODULE_DESCRIPTION("ABX500 clk driver");
  MODULE_LICENSE("GPL v2");