Blame view
drivers/cpuidle/cpuidle-zynq.c
2.04 KB
bd2a337a2 ARM: zynq: Add cp... |
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 |
/* * Copyright (C) 2012-2013 Xilinx * * CPU idle support for Xilinx Zynq * * based on arch/arm/mach-at91/cpuidle.c * * This program is free software; you can redistribute it and/or modify it * under the terms and conditions of the GNU General Public License, * version 2, as published by the Free Software Foundation. * * This program is distributed in the hope it will be useful, but WITHOUT * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for * more details. * * You should have received a copy of the GNU General Public License along with * this program. If not, see <http://www.gnu.org/licenses/>. * * The cpu idle uses wait-for-interrupt and RAM self refresh in order * to implement two idle states - * #1 wait-for-interrupt * #2 wait-for-interrupt and RAM self refresh * * Maintainer: Michal Simek <michal.simek@xilinx.com> */ #include <linux/init.h> |
bd2a337a2 ARM: zynq: Add cp... |
29 |
#include <linux/cpuidle.h> |
3e8ceca6c ARM: zynq: cpuidl... |
30 |
#include <linux/platform_device.h> |
bd2a337a2 ARM: zynq: Add cp... |
31 32 33 34 35 36 37 38 |
#include <asm/cpuidle.h> #define ZYNQ_MAX_STATES 2 /* Actual code that puts the SoC in different idle states */ static int zynq_enter_idle(struct cpuidle_device *dev, struct cpuidle_driver *drv, int index) { |
bd2a337a2 ARM: zynq: Add cp... |
39 40 |
/* Add code for DDR self refresh start */ cpu_do_idle(); |
bd2a337a2 ARM: zynq: Add cp... |
41 42 43 44 45 46 47 48 49 50 51 52 |
return index; } static struct cpuidle_driver zynq_idle_driver = { .name = "zynq_idle", .owner = THIS_MODULE, .states = { ARM_CPUIDLE_WFI_STATE, { .enter = zynq_enter_idle, .exit_latency = 10, .target_residency = 10000, |
bd2a337a2 ARM: zynq: Add cp... |
53 54 55 56 57 58 59 60 61 |
.name = "RAM_SR", .desc = "WFI and RAM Self Refresh", }, }, .safe_state_index = 0, .state_count = ZYNQ_MAX_STATES, }; /* Initialize CPU idle by registering the idle states */ |
3e8ceca6c ARM: zynq: cpuidl... |
62 |
static int zynq_cpuidle_probe(struct platform_device *pdev) |
bd2a337a2 ARM: zynq: Add cp... |
63 |
{ |
bd2a337a2 ARM: zynq: Add cp... |
64 65 66 67 68 |
pr_info("Xilinx Zynq CpuIdle Driver started "); return cpuidle_register(&zynq_idle_driver, NULL); } |
3e8ceca6c ARM: zynq: cpuidl... |
69 70 71 |
static struct platform_driver zynq_cpuidle_driver = { .driver = { .name = "cpuidle-zynq", |
3e8ceca6c ARM: zynq: cpuidl... |
72 73 74 |
}, .probe = zynq_cpuidle_probe, }; |
090d1cf10 drivers/cpuidle: ... |
75 |
builtin_platform_driver(zynq_cpuidle_driver); |