Blame view
drivers/irqchip/irq-alpine-msi.c
7.03 KB
e6b78f2c3 irqchip: Add the ... |
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 |
/* * Annapurna Labs MSIX support services * * Copyright (C) 2016, Amazon.com, Inc. or its affiliates. All Rights Reserved. * * Antoine Tenart <antoine.tenart@free-electrons.com> * * This file is licensed under the terms of the GNU General Public * License version 2. This program is licensed "as is" without any * warranty of any kind, whether express or implied. */ #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt #include <linux/irqchip.h> #include <linux/irqchip/arm-gic.h> #include <linux/msi.h> #include <linux/of.h> #include <linux/of_address.h> #include <linux/of_irq.h> #include <linux/of_pci.h> #include <linux/pci.h> #include <linux/slab.h> #include <asm/irq.h> |
9d9b7eed5 irqchip/alpine-ms... |
26 |
#include <asm/msi.h> |
e6b78f2c3 irqchip: Add the ... |
27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 |
/* MSIX message address format: local GIC target */ #define ALPINE_MSIX_SPI_TARGET_CLUSTER0 BIT(16) struct alpine_msix_data { spinlock_t msi_map_lock; phys_addr_t addr; u32 spi_first; /* The SGI number that MSIs start */ u32 num_spis; /* The number of SGIs for MSIs */ unsigned long *msi_map; }; static void alpine_msix_mask_msi_irq(struct irq_data *d) { pci_msi_mask_irq(d); irq_chip_mask_parent(d); } static void alpine_msix_unmask_msi_irq(struct irq_data *d) { pci_msi_unmask_irq(d); irq_chip_unmask_parent(d); } static struct irq_chip alpine_msix_irq_chip = { .name = "MSIx", .irq_mask = alpine_msix_mask_msi_irq, .irq_unmask = alpine_msix_unmask_msi_irq, .irq_eoi = irq_chip_eoi_parent, .irq_set_affinity = irq_chip_set_affinity_parent, }; static int alpine_msix_allocate_sgi(struct alpine_msix_data *priv, int num_req) { int first; spin_lock(&priv->msi_map_lock); first = bitmap_find_next_zero_area(priv->msi_map, priv->num_spis, 0, num_req, 0); if (first >= priv->num_spis) { spin_unlock(&priv->msi_map_lock); return -ENOSPC; } bitmap_set(priv->msi_map, first, num_req); spin_unlock(&priv->msi_map_lock); return priv->spi_first + first; } static void alpine_msix_free_sgi(struct alpine_msix_data *priv, unsigned sgi, int num_req) { int first = sgi - priv->spi_first; spin_lock(&priv->msi_map_lock); bitmap_clear(priv->msi_map, first, num_req); spin_unlock(&priv->msi_map_lock); } static void alpine_msix_compose_msi_msg(struct irq_data *data, struct msi_msg *msg) { struct alpine_msix_data *priv = irq_data_get_irq_chip_data(data); phys_addr_t msg_addr = priv->addr; msg_addr |= (data->hwirq << 3); msg->address_hi = upper_32_bits(msg_addr); msg->address_lo = lower_32_bits(msg_addr); msg->data = 0; } static struct msi_domain_info alpine_msix_domain_info = { .flags = MSI_FLAG_USE_DEF_DOM_OPS | MSI_FLAG_USE_DEF_CHIP_OPS | MSI_FLAG_PCI_MSIX, .chip = &alpine_msix_irq_chip, }; static struct irq_chip middle_irq_chip = { .name = "alpine_msix_middle", .irq_mask = irq_chip_mask_parent, .irq_unmask = irq_chip_unmask_parent, .irq_eoi = irq_chip_eoi_parent, .irq_set_affinity = irq_chip_set_affinity_parent, .irq_compose_msi_msg = alpine_msix_compose_msi_msg, }; static int alpine_msix_gic_domain_alloc(struct irq_domain *domain, unsigned int virq, int sgi) { struct irq_fwspec fwspec; struct irq_data *d; int ret; if (!is_of_node(domain->parent->fwnode)) return -EINVAL; fwspec.fwnode = domain->parent->fwnode; fwspec.param_count = 3; fwspec.param[0] = 0; fwspec.param[1] = sgi; fwspec.param[2] = IRQ_TYPE_EDGE_RISING; ret = irq_domain_alloc_irqs_parent(domain, virq, 1, &fwspec); if (ret) return ret; d = irq_domain_get_irq_data(domain->parent, virq); d->chip->irq_set_type(d, IRQ_TYPE_EDGE_RISING); return 0; } static int alpine_msix_middle_domain_alloc(struct irq_domain *domain, unsigned int virq, unsigned int nr_irqs, void *args) { struct alpine_msix_data *priv = domain->host_data; int sgi, err, i; sgi = alpine_msix_allocate_sgi(priv, nr_irqs); if (sgi < 0) return sgi; for (i = 0; i < nr_irqs; i++) { err = alpine_msix_gic_domain_alloc(domain, virq + i, sgi + i); if (err) goto err_sgi; irq_domain_set_hwirq_and_chip(domain, virq + i, sgi + i, &middle_irq_chip, priv); } return 0; err_sgi: while (--i >= 0) irq_domain_free_irqs_parent(domain, virq, i); alpine_msix_free_sgi(priv, sgi, nr_irqs); return err; } static void alpine_msix_middle_domain_free(struct irq_domain *domain, unsigned int virq, unsigned int nr_irqs) { struct irq_data *d = irq_domain_get_irq_data(domain, virq); struct alpine_msix_data *priv = irq_data_get_irq_chip_data(d); irq_domain_free_irqs_parent(domain, virq, nr_irqs); alpine_msix_free_sgi(priv, d->hwirq, nr_irqs); } static const struct irq_domain_ops alpine_msix_middle_domain_ops = { .alloc = alpine_msix_middle_domain_alloc, .free = alpine_msix_middle_domain_free, }; static int alpine_msix_init_domains(struct alpine_msix_data *priv, struct device_node *node) { struct irq_domain *middle_domain, *msi_domain, *gic_domain; struct device_node *gic_node; gic_node = of_irq_find_parent(node); if (!gic_node) { pr_err("Failed to find the GIC node "); return -ENODEV; } gic_domain = irq_find_host(gic_node); if (!gic_domain) { pr_err("Failed to find the GIC domain "); return -ENXIO; } middle_domain = irq_domain_add_tree(NULL, &alpine_msix_middle_domain_ops, priv); if (!middle_domain) { pr_err("Failed to create the MSIX middle domain "); return -ENOMEM; } middle_domain->parent = gic_domain; msi_domain = pci_msi_create_irq_domain(of_node_to_fwnode(node), &alpine_msix_domain_info, middle_domain); if (!msi_domain) { pr_err("Failed to create MSI domain "); |
143d36a33 irqchip/irq-alpin... |
227 |
irq_domain_remove(middle_domain); |
e6b78f2c3 irqchip: Add the ... |
228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 |
return -ENOMEM; } return 0; } static int alpine_msix_init(struct device_node *node, struct device_node *parent) { struct alpine_msix_data *priv; struct resource res; int ret; priv = kzalloc(sizeof(*priv), GFP_KERNEL); if (!priv) return -ENOMEM; spin_lock_init(&priv->msi_map_lock); ret = of_address_to_resource(node, 0, &res); if (ret) { pr_err("Failed to allocate resource "); goto err_priv; } /* * The 20 least significant bits of addr provide direct information * regarding the interrupt destination. * * To select the primary GIC as the target GIC, bits [18:17] must be set * to 0x0. In this case, bit 16 (SPI_TARGET_CLUSTER0) must be set. */ priv->addr = res.start & GENMASK_ULL(63,20); priv->addr |= ALPINE_MSIX_SPI_TARGET_CLUSTER0; if (of_property_read_u32(node, "al,msi-base-spi", &priv->spi_first)) { pr_err("Unable to parse MSI base "); ret = -EINVAL; goto err_priv; } if (of_property_read_u32(node, "al,msi-num-spis", &priv->num_spis)) { pr_err("Unable to parse MSI numbers "); ret = -EINVAL; goto err_priv; } priv->msi_map = kzalloc(sizeof(*priv->msi_map) * BITS_TO_LONGS(priv->num_spis), GFP_KERNEL); if (!priv->msi_map) { ret = -ENOMEM; goto err_priv; } pr_debug("Registering %d msixs, starting at %d ", priv->num_spis, priv->spi_first); ret = alpine_msix_init_domains(priv, node); if (ret) goto err_map; return 0; err_map: kfree(priv->msi_map); err_priv: kfree(priv); return ret; } IRQCHIP_DECLARE(alpine_msix, "al,alpine-msix", alpine_msix_init); |