Eric Lee / smarc-fsl-linux-kernel

Blame view

drivers/irqchip/irq-renesas-h8s.c 2.73 KB
edit raw normal view history
8a7644821   Yoshinori Sato   h8300: IRQ chip d... 
1
2
3
4
5
6
7
 
  /*
   * H8S interrupt contoller driver
   *
   * Copyright 2015 Yoshinori Sato <ysato@users.sourceforge.jp>
   */
  
  #include <linux/irq.h>
41a83e06e   Joel Porquet   irqchip: Prepare ... 
8
 
  #include <linux/irqchip.h>
8a7644821   Yoshinori Sato   h8300: IRQ chip d... 
9
10
11
 
  #include <linux/of_address.h>
  #include <linux/of_irq.h>
  #include <asm/io.h>
8a7644821   Yoshinori Sato   h8300: IRQ chip d... 
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
 
  
  static void *intc_baseaddr;
  #define IPRA ((unsigned long)intc_baseaddr)
  
  static const unsigned char ipr_table[] = {
  	0x03, 0x02, 0x01, 0x00, 0x13, 0x12, 0x11, 0x10, /* 16 - 23 */
  	0x23, 0x22, 0x21, 0x20, 0x33, 0x32, 0x31, 0x30, /* 24 - 31 */
  	0x43, 0x42, 0x41, 0x40, 0x53, 0x53, 0x52, 0x52, /* 32 - 39 */
  	0x51, 0x51, 0x51, 0x51, 0x51, 0x51, 0x51, 0x51, /* 40 - 47 */
  	0x50, 0x50, 0x50, 0x50, 0x63, 0x63, 0x63, 0x63, /* 48 - 55 */
  	0x62, 0x62, 0x62, 0x62, 0x62, 0x62, 0x62, 0x62, /* 56 - 63 */
  	0x61, 0x61, 0x61, 0x61, 0x60, 0x60, 0x60, 0x60, /* 64 - 71 */
  	0x73, 0x73, 0x73, 0x73, 0x72, 0x72, 0x72, 0x72, /* 72 - 79 */
  	0x71, 0x71, 0x71, 0x71, 0x70, 0x83, 0x82, 0x81, /* 80 - 87 */
  	0x80, 0x80, 0x80, 0x80, 0x93, 0x93, 0x93, 0x93, /* 88 - 95 */
  	0x92, 0x92, 0x92, 0x92, 0x91, 0x91, 0x91, 0x91, /* 96 - 103 */
  	0x90, 0x90, 0x90, 0x90, 0xa3, 0xa3, 0xa3, 0xa3, /* 104 - 111 */
  	0xa2, 0xa2, 0xa2, 0xa2, 0xa1, 0xa1, 0xa1, 0xa1, /* 112 - 119 */
  	0xa0, 0xa0, 0xa0, 0xa0, 0xa0, 0xa0, 0xa0, 0xa0, /* 120 - 127 */
  };
  
  static void h8s_disable_irq(struct irq_data *data)
  {
  	int pos;
  	unsigned int addr;
  	unsigned short pri;
  	int irq = data->irq;
  
  	addr = IPRA + ((ipr_table[irq - 16] & 0xf0) >> 3);
  	pos = (ipr_table[irq - 16] & 0x0f) * 4;
  	pri = ~(0x000f << pos);
be1332605   Guenter Roeck   irqchip: renesas-... 
43
44
 
  	pri &= readw(addr);
  	writew(pri, addr);
8a7644821   Yoshinori Sato   h8300: IRQ chip d... 
45
46
47
48
49
50
51
52
53
54
55
56
 
  }
  
  static void h8s_enable_irq(struct irq_data *data)
  {
  	int pos;
  	unsigned int addr;
  	unsigned short pri;
  	int irq = data->irq;
  
  	addr = IPRA + ((ipr_table[irq - 16] & 0xf0) >> 3);
  	pos = (ipr_table[irq - 16] & 0x0f) * 4;
  	pri = ~(0x000f << pos);
be1332605   Guenter Roeck   irqchip: renesas-... 
57
 
  	pri &= readw(addr);
8a7644821   Yoshinori Sato   h8300: IRQ chip d... 
58
 
  	pri |= 1 << pos;
be1332605   Guenter Roeck   irqchip: renesas-... 
59
 
  	writew(pri, addr);
8a7644821   Yoshinori Sato   h8300: IRQ chip d... 
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
 
  }
  
  struct irq_chip h8s_irq_chip = {
  	.name		= "H8S-INTC",
  	.irq_enable	= h8s_enable_irq,
  	.irq_disable	= h8s_disable_irq,
  };
  
  static __init int irq_map(struct irq_domain *h, unsigned int virq,
  			  irq_hw_number_t hw_irq_num)
  {
         irq_set_chip_and_handler(virq, &h8s_irq_chip, handle_simple_irq);
  
         return 0;
  }
  
  static struct irq_domain_ops irq_ops = {
         .map    = irq_map,
         .xlate  = irq_domain_xlate_onecell,
  };
  
  static int __init h8s_intc_of_init(struct device_node *intc,
  				   struct device_node *parent)
  {
  	struct irq_domain *domain;
  	int n;
  
  	intc_baseaddr = of_iomap(intc, 0);
  	BUG_ON(!intc_baseaddr);
  
  	/* All interrupt priority is 0 (disable) */
  	/* IPRA to IPRK */
  	for (n = 0; n <= 'k' - 'a'; n++)
be1332605   Guenter Roeck   irqchip: renesas-... 
93
 
  		writew(0x0000, IPRA + (n * 2));
8a7644821   Yoshinori Sato   h8300: IRQ chip d... 
94
95
96
97
98
99
100
101
 
  
  	domain = irq_domain_add_linear(intc, NR_IRQS, &irq_ops, NULL);
  	BUG_ON(!domain);
  	irq_set_default_host(domain);
  	return 0;
  }
  
  IRQCHIP_DECLARE(h8s_intc, "renesas,h8s-intc", h8s_intc_of_init);