Blame view
drivers/watchdog/iTCO_vendor_support.c
10.8 KB
e033351d5 [WATCHDOG] Add iT... |
1 2 3 |
/* * intel TCO vendor specific watchdog driver support * |
12d60e28b [WATCHDOG] iTCO_w... |
4 |
* (c) Copyright 2006-2009 Wim Van Sebroeck <wim@iguana.be>. |
e033351d5 [WATCHDOG] Add iT... |
5 6 7 8 9 10 11 12 13 14 15 16 17 18 |
* * This program is free software; you can redistribute it and/or * modify it under the terms of the GNU General Public License * as published by the Free Software Foundation; either version * 2 of the License, or (at your option) any later version. * * Neither Wim Van Sebroeck nor Iguana vzw. admit liability nor * provide warranty for any of this software. This material is * provided "AS-IS" and at no charge. */ /* * Includes, defines, variables, module parameters, ... */ |
27c766aaa watchdog: Use pr_... |
19 |
#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt |
e033351d5 [WATCHDOG] Add iT... |
20 |
/* Module and version information */ |
7944d3a5a [WATCHDOG] more c... |
21 |
#define DRV_NAME "iTCO_vendor_support" |
55e8ddece [WATCHDOG] iTCO_w... |
22 |
#define DRV_VERSION "1.04" |
e033351d5 [WATCHDOG] Add iT... |
23 24 25 26 27 28 29 30 31 |
/* Includes */ #include <linux/module.h> /* For module specific items */ #include <linux/moduleparam.h> /* For new moduleparam's */ #include <linux/types.h> /* For standard types (like size_t) */ #include <linux/errno.h> /* For the -ENODEV/... values */ #include <linux/kernel.h> /* For printk/panic/... */ #include <linux/init.h> /* For __init/__exit/... */ #include <linux/ioport.h> /* For io-port access */ |
0e6fa3fb3 [WATCHDOG 18/57] ... |
32 33 34 |
#include <linux/io.h> /* For inb/outb/... */ #include "iTCO_vendor.h" |
e033351d5 [WATCHDOG] Add iT... |
35 |
|
e033351d5 [WATCHDOG] Add iT... |
36 |
/* List of vendor support modes */ |
0e6fa3fb3 [WATCHDOG 18/57] ... |
37 38 39 40 |
/* SuperMicro Pentium 3 Era 370SSE+-OEM1/P3TSSE */ #define SUPERMICRO_OLD_BOARD 1 /* SuperMicro Pentium 4 / Xeon 4 / EMT64T Era Systems */ #define SUPERMICRO_NEW_BOARD 2 |
55e8ddece [WATCHDOG] iTCO_w... |
41 42 |
/* Broken BIOS */ #define BROKEN_BIOS 911 |
e033351d5 [WATCHDOG] Add iT... |
43 |
|
0e6fa3fb3 [WATCHDOG 18/57] ... |
44 |
static int vendorsupport; |
e033351d5 [WATCHDOG] Add iT... |
45 |
module_param(vendorsupport, int, 0); |
143a2e54b [WATCHDOG] More c... |
46 |
MODULE_PARM_DESC(vendorsupport, "iTCO vendor specific support mode, default=" |
55e8ddece [WATCHDOG] iTCO_w... |
47 48 |
"0 (none), 1=SuperMicro Pent3, 2=SuperMicro Pent4+, " "911=Broken SMI BIOS"); |
e033351d5 [WATCHDOG] Add iT... |
49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 |
/* * Vendor Specific Support */ /* * Vendor Support: 1 * Board: Super Micro Computer Inc. 370SSE+-OEM1/P3TSSE * iTCO chipset: ICH2 * * Code contributed by: R. Seretny <lkpatches@paypc.com> * Documentation obtained by R. Seretny from SuperMicro Technical Support * * To enable Watchdog function: * BIOS setup -> Power -> TCO Logic SMI Enable -> Within5Minutes * This setting enables SMI to clear the watchdog expired flag. * If BIOS or CPU fail which may cause SMI hang, then system will * reboot. When application starts to use watchdog function, * application has to take over the control from SMI. * * For P3TSSE, J36 jumper needs to be removed to enable the Watchdog * function. * * Note: The system will reboot when Expire Flag is set TWICE. * So, if the watchdog timer is 20 seconds, then the maximum hang * time is about 40 seconds, and the minimum hang time is about * 20.6 seconds. */ |
887c8ec72 watchdog: Convert... |
77 |
static void supermicro_old_pre_start(struct resource *smires) |
12d60e28b [WATCHDOG] iTCO_w... |
78 79 80 81 |
{ unsigned long val32; /* Bit 13: TCO_EN -> 0 = Disables TCO logic generating an SMI# */ |
887c8ec72 watchdog: Convert... |
82 |
val32 = inl(smires->start); |
12d60e28b [WATCHDOG] iTCO_w... |
83 |
val32 &= 0xffffdfff; /* Turn off SMI clearing watchdog */ |
887c8ec72 watchdog: Convert... |
84 |
outl(val32, smires->start); /* Needed to activate watchdog */ |
12d60e28b [WATCHDOG] iTCO_w... |
85 |
} |
887c8ec72 watchdog: Convert... |
86 |
static void supermicro_old_pre_stop(struct resource *smires) |
12d60e28b [WATCHDOG] iTCO_w... |
87 88 89 90 |
{ unsigned long val32; /* Bit 13: TCO_EN -> 1 = Enables the TCO logic to generate SMI# */ |
887c8ec72 watchdog: Convert... |
91 |
val32 = inl(smires->start); |
12d60e28b [WATCHDOG] iTCO_w... |
92 |
val32 |= 0x00002000; /* Turn on SMI clearing watchdog */ |
887c8ec72 watchdog: Convert... |
93 |
outl(val32, smires->start); /* Needed to deactivate watchdog */ |
12d60e28b [WATCHDOG] iTCO_w... |
94 |
} |
e033351d5 [WATCHDOG] Add iT... |
95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 |
/* * Vendor Support: 2 * Board: Super Micro Computer Inc. P4SBx, P4DPx * iTCO chipset: ICH4 * * Code contributed by: R. Seretny <lkpatches@paypc.com> * Documentation obtained by R. Seretny from SuperMicro Technical Support * * To enable Watchdog function: * 1. BIOS * For P4SBx: * BIOS setup -> Advanced -> Integrated Peripherals -> Watch Dog Feature * For P4DPx: * BIOS setup -> Advanced -> I/O Device Configuration -> Watch Dog * This setting enables or disables Watchdog function. When enabled, the |
96de0e252 Convert files to ... |
110 |
* default watchdog timer is set to be 5 minutes (about 4m35s). It is |
e033351d5 [WATCHDOG] Add iT... |
111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 |
* enough to load and run the OS. The application (service or driver) has * to take over the control once OS is running up and before watchdog * expires. * * 2. JUMPER * For P4SBx: JP39 * For P4DPx: JP37 * This jumper is used for safety. Closed is enabled. This jumper * prevents user enables watchdog in BIOS by accident. * * To enable Watch Dog function, both BIOS and JUMPER must be enabled. * * The documentation lists motherboards P4SBx and P4DPx series as of * 20-March-2002. However, this code works flawlessly with much newer * motherboards, such as my X6DHR-8G2 (SuperServer 6014H-82). * * The original iTCO driver as written does not actually reset the * watchdog timer on these machines, as a result they reboot after five * minutes. * * NOTE: You may leave the Watchdog function disabled in the SuperMicro * BIOS to avoid a "boot-race"... This driver will enable watchdog * functionality even if it's disabled in the BIOS once the /dev/watchdog * file is opened. */ /* I/O Port's */ |
0e6fa3fb3 [WATCHDOG 18/57] ... |
138 139 |
#define SM_REGINDEX 0x2e /* SuperMicro ICH4+ Register Index */ #define SM_DATAIO 0x2f /* SuperMicro ICH4+ Register Data I/O */ |
e033351d5 [WATCHDOG] Add iT... |
140 141 |
/* Control Register's */ |
0e6fa3fb3 [WATCHDOG 18/57] ... |
142 143 |
#define SM_CTLPAGESW 0x07 /* SuperMicro ICH4+ Control Page Switch */ #define SM_CTLPAGE 0x08 /* SuperMicro ICH4+ Control Page Num */ |
e033351d5 [WATCHDOG] Add iT... |
144 |
|
0e6fa3fb3 [WATCHDOG 18/57] ... |
145 |
#define SM_WATCHENABLE 0x30 /* Watchdog enable: Bit 0: 0=off, 1=on */ |
e033351d5 [WATCHDOG] Add iT... |
146 |
|
0e6fa3fb3 [WATCHDOG 18/57] ... |
147 |
#define SM_WATCHPAGE 0x87 /* Watchdog unlock control page */ |
e033351d5 [WATCHDOG] Add iT... |
148 |
|
0e6fa3fb3 [WATCHDOG 18/57] ... |
149 |
#define SM_ENDWATCH 0xAA /* Watchdog lock control page */ |
e033351d5 [WATCHDOG] Add iT... |
150 |
|
0e6fa3fb3 [WATCHDOG 18/57] ... |
151 152 |
#define SM_COUNTMODE 0xf5 /* Watchdog count mode select */ /* (Bit 3: 0 = seconds, 1 = minutes */ |
e033351d5 [WATCHDOG] Add iT... |
153 |
|
0e6fa3fb3 [WATCHDOG 18/57] ... |
154 |
#define SM_WATCHTIMER 0xf6 /* 8-bits, Watchdog timer counter (RW) */ |
e033351d5 [WATCHDOG] Add iT... |
155 |
|
0e6fa3fb3 [WATCHDOG 18/57] ... |
156 157 158 |
#define SM_RESETCONTROL 0xf7 /* Watchdog reset control */ /* Bit 6: timer is reset by kbd interrupt */ /* Bit 7: timer is reset by mouse interrupt */ |
e033351d5 [WATCHDOG] Add iT... |
159 160 161 |
static void supermicro_new_unlock_watchdog(void) { |
0e6fa3fb3 [WATCHDOG 18/57] ... |
162 |
/* Write 0x87 to port 0x2e twice */ |
e033351d5 [WATCHDOG] Add iT... |
163 |
outb(SM_WATCHPAGE, SM_REGINDEX); |
0e6fa3fb3 [WATCHDOG 18/57] ... |
164 165 166 |
outb(SM_WATCHPAGE, SM_REGINDEX); /* Switch to watchdog control page */ outb(SM_CTLPAGESW, SM_REGINDEX); |
e033351d5 [WATCHDOG] Add iT... |
167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 |
outb(SM_CTLPAGE, SM_DATAIO); } static void supermicro_new_lock_watchdog(void) { outb(SM_ENDWATCH, SM_REGINDEX); } static void supermicro_new_pre_start(unsigned int heartbeat) { unsigned int val; supermicro_new_unlock_watchdog(); /* Watchdog timer setting needs to be in seconds*/ outb(SM_COUNTMODE, SM_REGINDEX); val = inb(SM_DATAIO); val &= 0xF7; outb(val, SM_DATAIO); /* Write heartbeat interval to WDOG */ |
0e6fa3fb3 [WATCHDOG 18/57] ... |
188 |
outb(SM_WATCHTIMER, SM_REGINDEX); |
e033351d5 [WATCHDOG] Add iT... |
189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 |
outb((heartbeat & 255), SM_DATAIO); /* Make sure keyboard/mouse interrupts don't interfere */ outb(SM_RESETCONTROL, SM_REGINDEX); val = inb(SM_DATAIO); val &= 0x3f; outb(val, SM_DATAIO); /* enable watchdog by setting bit 0 of Watchdog Enable to 1 */ outb(SM_WATCHENABLE, SM_REGINDEX); val = inb(SM_DATAIO); val |= 0x01; outb(val, SM_DATAIO); supermicro_new_lock_watchdog(); } static void supermicro_new_pre_stop(void) { unsigned int val; supermicro_new_unlock_watchdog(); /* disable watchdog by setting bit 0 of Watchdog Enable to 0 */ outb(SM_WATCHENABLE, SM_REGINDEX); val = inb(SM_DATAIO); val &= 0xFE; outb(val, SM_DATAIO); supermicro_new_lock_watchdog(); } static void supermicro_new_pre_set_heartbeat(unsigned int heartbeat) { supermicro_new_unlock_watchdog(); /* reset watchdog timeout to heartveat value */ outb(SM_WATCHTIMER, SM_REGINDEX); outb((heartbeat & 255), SM_DATAIO); supermicro_new_lock_watchdog(); } /* |
55e8ddece [WATCHDOG] iTCO_w... |
233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 |
* Vendor Support: 911 * Board: Some Intel ICHx based motherboards * iTCO chipset: ICH7+ * * Some Intel motherboards have a broken BIOS implementation: i.e. * the SMI handler clear's the TIMEOUT bit in the TC01_STS register * and does not reload the time. Thus the TCO watchdog does not reboot * the system. * * These are the conclusions of Andriy Gapon <avg@icyb.net.ua> after * debugging: the SMI handler is quite simple - it tests value in * TCO1_CNT against 0x800, i.e. checks TCO_TMR_HLT. If the bit is set * the handler goes into an infinite loop, apparently to allow the * second timeout and reboot. Otherwise it simply clears TIMEOUT bit * in TCO1_STS and that's it. * So the logic seems to be reversed, because it is hard to see how * TIMEOUT can get set to 1 and SMI generated when TCO_TMR_HLT is set * (other than a transitional effect). * * The only fix found to get the motherboard(s) to reboot is to put * the glb_smi_en bit to 0. This is a dirty hack that bypasses the * broken code by disabling Global SMI. * * WARNING: globally disabling SMI could possibly lead to dramatic * problems, especially on laptops! I.e. various ACPI things where * SMI is used for communication between OS and firmware. * * Don't use this fix if you don't need to!!! */ |
887c8ec72 watchdog: Convert... |
262 |
static void broken_bios_start(struct resource *smires) |
55e8ddece [WATCHDOG] iTCO_w... |
263 264 |
{ unsigned long val32; |
887c8ec72 watchdog: Convert... |
265 |
val32 = inl(smires->start); |
55e8ddece [WATCHDOG] iTCO_w... |
266 267 268 |
/* Bit 13: TCO_EN -> 0 = Disables TCO logic generating an SMI# Bit 0: GBL_SMI_EN -> 0 = No SMI# will be generated by ICH. */ val32 &= 0xffffdffe; |
887c8ec72 watchdog: Convert... |
269 |
outl(val32, smires->start); |
55e8ddece [WATCHDOG] iTCO_w... |
270 |
} |
887c8ec72 watchdog: Convert... |
271 |
static void broken_bios_stop(struct resource *smires) |
55e8ddece [WATCHDOG] iTCO_w... |
272 273 |
{ unsigned long val32; |
887c8ec72 watchdog: Convert... |
274 |
val32 = inl(smires->start); |
55e8ddece [WATCHDOG] iTCO_w... |
275 276 277 |
/* Bit 13: TCO_EN -> 1 = Enables TCO logic generating an SMI# Bit 0: GBL_SMI_EN -> 1 = Turn global SMI on again. */ val32 |= 0x00002001; |
887c8ec72 watchdog: Convert... |
278 |
outl(val32, smires->start); |
55e8ddece [WATCHDOG] iTCO_w... |
279 280 281 |
} /* |
e033351d5 [WATCHDOG] Add iT... |
282 283 |
* Generic Support Functions */ |
887c8ec72 watchdog: Convert... |
284 |
void iTCO_vendor_pre_start(struct resource *smires, |
e033351d5 [WATCHDOG] Add iT... |
285 286 |
unsigned int heartbeat) { |
55e8ddece [WATCHDOG] iTCO_w... |
287 288 |
switch (vendorsupport) { case SUPERMICRO_OLD_BOARD: |
887c8ec72 watchdog: Convert... |
289 |
supermicro_old_pre_start(smires); |
55e8ddece [WATCHDOG] iTCO_w... |
290 291 |
break; case SUPERMICRO_NEW_BOARD: |
e033351d5 [WATCHDOG] Add iT... |
292 |
supermicro_new_pre_start(heartbeat); |
55e8ddece [WATCHDOG] iTCO_w... |
293 294 |
break; case BROKEN_BIOS: |
887c8ec72 watchdog: Convert... |
295 |
broken_bios_start(smires); |
55e8ddece [WATCHDOG] iTCO_w... |
296 297 |
break; } |
e033351d5 [WATCHDOG] Add iT... |
298 299 |
} EXPORT_SYMBOL(iTCO_vendor_pre_start); |
887c8ec72 watchdog: Convert... |
300 |
void iTCO_vendor_pre_stop(struct resource *smires) |
e033351d5 [WATCHDOG] Add iT... |
301 |
{ |
55e8ddece [WATCHDOG] iTCO_w... |
302 303 |
switch (vendorsupport) { case SUPERMICRO_OLD_BOARD: |
887c8ec72 watchdog: Convert... |
304 |
supermicro_old_pre_stop(smires); |
55e8ddece [WATCHDOG] iTCO_w... |
305 306 |
break; case SUPERMICRO_NEW_BOARD: |
e033351d5 [WATCHDOG] Add iT... |
307 |
supermicro_new_pre_stop(); |
55e8ddece [WATCHDOG] iTCO_w... |
308 309 |
break; case BROKEN_BIOS: |
887c8ec72 watchdog: Convert... |
310 |
broken_bios_stop(smires); |
55e8ddece [WATCHDOG] iTCO_w... |
311 312 |
break; } |
e033351d5 [WATCHDOG] Add iT... |
313 314 |
} EXPORT_SYMBOL(iTCO_vendor_pre_stop); |
887c8ec72 watchdog: Convert... |
315 |
void iTCO_vendor_pre_keepalive(struct resource *smires, unsigned int heartbeat) |
e033351d5 [WATCHDOG] Add iT... |
316 |
{ |
7e6811daa iTCO_wdt: fix TCO... |
317 |
if (vendorsupport == SUPERMICRO_NEW_BOARD) |
e033351d5 [WATCHDOG] Add iT... |
318 319 320 321 322 323 324 325 326 327 328 329 330 |
supermicro_new_pre_set_heartbeat(heartbeat); } EXPORT_SYMBOL(iTCO_vendor_pre_keepalive); void iTCO_vendor_pre_set_heartbeat(unsigned int heartbeat) { if (vendorsupport == SUPERMICRO_NEW_BOARD) supermicro_new_pre_set_heartbeat(heartbeat); } EXPORT_SYMBOL(iTCO_vendor_pre_set_heartbeat); int iTCO_vendor_check_noreboot_on(void) { |
0e6fa3fb3 [WATCHDOG 18/57] ... |
331 |
switch (vendorsupport) { |
e033351d5 [WATCHDOG] Add iT... |
332 333 334 335 336 337 338 339 340 341 |
case SUPERMICRO_OLD_BOARD: return 0; default: return 1; } } EXPORT_SYMBOL(iTCO_vendor_check_noreboot_on); static int __init iTCO_vendor_init_module(void) { |
27c766aaa watchdog: Use pr_... |
342 343 |
pr_info("vendor-support=%d ", vendorsupport); |
e033351d5 [WATCHDOG] Add iT... |
344 345 346 347 348 |
return 0; } static void __exit iTCO_vendor_exit_module(void) { |
27c766aaa watchdog: Use pr_... |
349 350 |
pr_info("Module Unloaded "); |
e033351d5 [WATCHDOG] Add iT... |
351 352 353 354 |
} module_init(iTCO_vendor_init_module); module_exit(iTCO_vendor_exit_module); |
143a2e54b [WATCHDOG] More c... |
355 356 |
MODULE_AUTHOR("Wim Van Sebroeck <wim@iguana.be>, " "R. Seretny <lkpatches@paypc.com>"); |
e033351d5 [WATCHDOG] Add iT... |
357 358 359 |
MODULE_DESCRIPTION("Intel TCO Vendor Specific WatchDog Timer Driver Support"); MODULE_VERSION(DRV_VERSION); MODULE_LICENSE("GPL"); |