30 May, 2014
5 commits
-
This driver deals with the core clocks found on Marvell Berlin BG2Q. For the
shared register dividers, make use of the corresponding driver and add some
single clock muxes and gates for the rest.Signed-off-by: Alexandre Belloni
Signed-off-by: Mike Turquette -
This driver deals with the core clocks found on Marvell Berlin
BG2 and BG2CD. For the shared register dividers, make use of the
corresponding driver and add some single clock muxes and gates for
the rest.Signed-off-by: Sebastian Hesselbarth
Acked-by: Alexandre Belloni
Signed-off-by: Mike Turquette -
This is a driver for the complex divider cells found on Marvell Berlin2
SoCs. The cells come in two flavors: single register cells and shared
register cells.Signed-off-by: Alexandre Belloni
Signed-off-by: Sebastian Hesselbarth
Signed-off-by: Mike Turquette -
This is a clock driver for the simple PLLs found on Berlin SoCs.
With repect to PLL registers and features, BG2/BG2CD and BG2Q are
slightly different, e.g. different allowed VCO dividers and bit
shifts.Signed-off-by: Alexandre Belloni
Signed-off-by: Sebastian Hesselbarth
Signed-off-by: Mike Turquette -
This is a driver for the AVPLLs built upon a VCO with 8 channels each
found on Marvell Berlin2 SoCs. While both VCOs found on BG2/BG2CD share
the same register set, sometimes registers shifts for one of the VCOs
are a bit off. Nothing serious that should require a separate driver,
so deal with both VCOs in a single driver instead.Signed-off-by: Alexandre Belloni
Signed-off-by: Sebastian Hesselbarth
Signed-off-by: Mike Turquette
