16 Nov, 2018
1 commit
-
Leave b{4,6}50v3 GPIO expander pca953x pins P05,P10,P11 unconfigured as
they are now used to implement an additional watchdog mechanism in user
space. P10,P11 pins remain unused (and therefore hogged) on b850v3.Signed-off-by: Ian Ray
Signed-off-by: Shawn Guo
24 Jan, 2018
1 commit
-
This adds support for the Marvell switch and names the network
ports according to the labels, that can be found next to the
connectors. The switch is connected to the host system using a
PCI based network card.The PCI bus configuration has been written using the following
information:root@b450v3# lspci -tv
-[0000:00]---00.0-[01]----00.0 Intel Corporation I210 Gigabit Network Connection
root@b450v3# lspci -nn
00:00.0 PCI bridge [0604]: Synopsys, Inc. Device [16c3:abcd] (rev 01)
01:00.0 Ethernet controller [0200]: Intel Corporation I210 Gigabit Network Connection [8086:1533] (rev 03)Signed-off-by: Sebastian Reichel
Reviewed-by: Florian Fainelli
Signed-off-by: David S. Miller
07 Mar, 2017
1 commit
-
Leave pca953x P06,P07 pins on b850v3 platform and P06 pin on
b450v3/b650v3 unconfigured in the kernel space since they could be
configured as DP1_RST and DP2_RST by the applications for the DP FW
update support.Signed-off-by: Ken Lin
Signed-off-by: Shawn Guo
10 Jan, 2017
1 commit
-
The license text has been mangled at some point then copy pasted across
multiple files. Restore it to what it should be.
Note that this is not intended as a license change.Reviewed-by: Heiko Schocher
Acked-by: Marcel Ziswiler
Acked-by: Uwe Kleine-König
Acked-by: Afzal Mohammed
Acked-by: Michael Trimarchi
Acked-by: Stefan Agner
Signed-off-by: Alexandre Belloni
Signed-off-by: Shawn Guo
29 Aug, 2016
1 commit
-
At power on, pca953x GPIO pins are configured as input and may cause
unexpected interrupts. Configure the unused pins as GPO low to
avoid unexpected interrupts.Signed-off-by: Ken Lin
Signed-off-by: Akshay Bhat
Signed-off-by: Shawn Guo
26 Apr, 2016
1 commit
-
Previously the LDB_DIx clocks could be specified in the ldb node. With
the ERR009219 errata fix applied, the ldb_di clocks now needs to be
specified in the clks node to ensure the clocks are setup early in the
boot process.Signed-off-by: Akshay Bhat
Signed-off-by: Shawn Guo
29 Feb, 2016
1 commit
-
Add support for Advantech/GE B450v3 board.
Signed-off-by: Akshay Bhat
Signed-off-by: Shawn Guo