Blame view
drivers/misc/microchip_flexcom.c
1.48 KB
f81649586 misc: microchip_f... |
1 2 3 4 5 6 7 8 9 10 11 |
// SPDX-License-Identifier: GPL-2.0+ /* * (C) Copyright 2019, Microchip Technology, Inc. * Author: Eugen Hristev <eugen.hristev@microchip.com> */ #include <common.h> #include <dm.h> #include <errno.h> #include <misc.h> #include <asm/io.h> |
61b29b826 dm: core: Require... |
12 |
#include <linux/err.h> |
f81649586 misc: microchip_f... |
13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 |
struct microchip_flexcom_regs { u32 cr; }; struct microchip_flexcom_platdata { struct microchip_flexcom_regs *regs; u32 flexcom_mode; }; static int microchip_flexcom_ofdata_to_platdata(struct udevice *dev) { struct microchip_flexcom_platdata *plat = dev_get_platdata(dev); int ret; plat->regs = map_physmem(devfdt_get_addr(dev), sizeof(struct microchip_flexcom_regs), MAP_NOCACHE); ret = dev_read_u32(dev, "atmel,flexcom-mode", &plat->flexcom_mode); if (IS_ERR_VALUE(ret)) { debug("Missing atmel,flexcom-mode property "); return ret; } /* * The mode must have only 2 bits. If any other bits are set, * the value is not supported. */ if (plat->flexcom_mode & 0xfffffffc) { debug("Wrong atmel,flexcom-mode property "); return -EINVAL; } writel(plat->flexcom_mode, &plat->regs->cr); return 0; } static const struct udevice_id microchip_flexcom_ids[] = { { .compatible = "atmel,sama5d2-flexcom" }, { .compatible = "microchip,flexcom" }, {} }; U_BOOT_DRIVER(microchip_flexcom) = { .name = "microchip_flexcom", .id = UCLASS_MISC, .of_match = microchip_flexcom_ids, .ofdata_to_platdata = microchip_flexcom_ofdata_to_platdata, .platdata_auto_alloc_size = sizeof(struct microchip_flexcom_platdata), }; |