Blame view
include/configs/seaboard.h
915 Bytes
83d290c56 SPDX: Convert all... |
1 |
/* SPDX-License-Identifier: GPL-2.0+ */ |
ee4bbbcb6 arm: Tegra2: Add ... |
2 3 4 |
/* * (C) Copyright 2010,2011 * NVIDIA Corporation <www.nvidia.com> |
ee4bbbcb6 arm: Tegra2: Add ... |
5 6 7 8 |
*/ #ifndef __CONFIG_H #define __CONFIG_H |
1ace40223 sizes.h - consoli... |
9 |
#include <linux/sizes.h> |
649d0ffbc tegra: Enable LP0... |
10 11 |
/* LP0 suspend / resume */ |
29f3e3f24 Tegra: Change Teg... |
12 |
#define CONFIG_TEGRA_LP0 |
649d0ffbc tegra: Enable LP0... |
13 14 15 |
#define CONFIG_TEGRA_PMU #define CONFIG_TPS6586X_POWER #define CONFIG_TEGRA_CLOCK_SCALING |
00a2749d7 tegra20: rename t... |
16 |
#include "tegra20-common.h" |
ee4bbbcb6 arm: Tegra2: Add ... |
17 18 |
/* High-level configuration options */ |
29f3e3f24 Tegra: Change Teg... |
19 |
#define CONFIG_TEGRA_BOARD_STRING "NVIDIA Seaboard" |
ee4bbbcb6 arm: Tegra2: Add ... |
20 21 |
/* Board-specific serial config */ |
29f3e3f24 Tegra: Change Teg... |
22 |
#define CONFIG_TEGRA_ENABLE_UARTD |
ee4bbbcb6 arm: Tegra2: Add ... |
23 |
#define CONFIG_SYS_NS16550_COM1 NV_PA_APB_UARTD_BASE |
05858736f arm: Tegra2: Chan... |
24 |
#define CONFIG_MACH_TYPE MACH_TYPE_SEABOARD |
ee4bbbcb6 arm: Tegra2: Add ... |
25 |
|
f9f2f12e2 tegra: seaboard: ... |
26 |
/* Environment in eMMC, at the end of 2nd "boot sector" */ |
f9f2f12e2 tegra: seaboard: ... |
27 |
#define CONFIG_SYS_MMC_ENV_DEV 0 |
573668a24 tegra: put eMMC e... |
28 |
#define CONFIG_SYS_MMC_ENV_PART 2 |
db44ebdb5 tegra: usb: Enabl... |
29 |
|
0dd84084d tegra: Enable NAN... |
30 |
/* NAND support */ |
0dd84084d tegra: Enable NAN... |
31 32 33 34 |
#define CONFIG_TEGRA_NAND /* Max number of NAND devices */ #define CONFIG_SYS_MAX_NAND_DEVICE 1 |
ef24c38a6 tegra: config: se... |
35 36 |
#include "tegra-common-post.h" |
ee4bbbcb6 arm: Tegra2: Add ... |
37 |
#endif /* __CONFIG_H */ |