Blame view

drivers/timer/ast_timer.c 2.1 KB
83d290c56   Tom Rini   SPDX: Convert all...
1
  // SPDX-License-Identifier: GPL-2.0+
4697abea6   maxims@google.com   aspeed: Add drive...
2
3
  /*
   * Copyright 2016 Google Inc.
4697abea6   maxims@google.com   aspeed: Add drive...
4
5
6
7
8
9
10
11
   */
  
  #include <common.h>
  #include <dm.h>
  #include <errno.h>
  #include <timer.h>
  #include <asm/io.h>
  #include <asm/arch/timer.h>
61b29b826   Simon Glass   dm: core: Require...
12
  #include <linux/err.h>
4697abea6   maxims@google.com   aspeed: Add drive...
13

4697abea6   maxims@google.com   aspeed: Add drive...
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
  #define AST_TICK_TIMER  1
  #define AST_TMC_RELOAD_VAL  0xffffffff
  
  struct ast_timer_priv {
  	struct ast_timer *regs;
  	struct ast_timer_counter *tmc;
  };
  
  static struct ast_timer_counter *ast_get_timer_counter(struct ast_timer *timer,
  						       int n)
  {
  	if (n > 3)
  		return &timer->timers2[n - 4];
  	else
  		return &timer->timers1[n - 1];
  }
  
  static int ast_timer_probe(struct udevice *dev)
  {
  	struct ast_timer_priv *priv = dev_get_priv(dev);
  	struct timer_dev_priv *uc_priv = dev_get_uclass_priv(dev);
  
  	writel(AST_TMC_RELOAD_VAL, &priv->tmc->reload_val);
  
  	/*
  	 * Stop the timer. This will also load reload_val into
  	 * the status register.
  	 */
  	clrbits_le32(&priv->regs->ctrl1,
  		     AST_TMC_EN << AST_TMC_CTRL1_SHIFT(AST_TICK_TIMER));
  	/* Start the timer from the fixed 1MHz clock. */
  	setbits_le32(&priv->regs->ctrl1,
  		     (AST_TMC_EN | AST_TMC_1MHZ) <<
  		     AST_TMC_CTRL1_SHIFT(AST_TICK_TIMER));
  
  	uc_priv->clock_rate = AST_TMC_RATE;
  
  	return 0;
  }
  
  static int ast_timer_get_count(struct udevice *dev, u64 *count)
  {
  	struct ast_timer_priv *priv = dev_get_priv(dev);
  
  	*count = AST_TMC_RELOAD_VAL - readl(&priv->tmc->status);
  
  	return 0;
  }
  
  static int ast_timer_ofdata_to_platdata(struct udevice *dev)
  {
  	struct ast_timer_priv *priv = dev_get_priv(dev);
a821c4af7   Simon Glass   dm: Rename dev_ad...
66
  	priv->regs = devfdt_get_addr_ptr(dev);
4697abea6   maxims@google.com   aspeed: Add drive...
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
  	if (IS_ERR(priv->regs))
  		return PTR_ERR(priv->regs);
  
  	priv->tmc = ast_get_timer_counter(priv->regs, AST_TICK_TIMER);
  
  	return 0;
  }
  
  static const struct timer_ops ast_timer_ops = {
  	.get_count = ast_timer_get_count,
  };
  
  static const struct udevice_id ast_timer_ids[] = {
  	{ .compatible = "aspeed,ast2500-timer" },
  	{ .compatible = "aspeed,ast2400-timer" },
  	{ }
  };
  
  U_BOOT_DRIVER(ast_timer) = {
  	.name = "ast_timer",
  	.id = UCLASS_TIMER,
  	.of_match = ast_timer_ids,
  	.probe = ast_timer_probe,
  	.priv_auto_alloc_size = sizeof(struct ast_timer_priv),
  	.ofdata_to_platdata = ast_timer_ofdata_to_platdata,
  	.ops = &ast_timer_ops,
4697abea6   maxims@google.com   aspeed: Add drive...
93
  };