Blame view
include/configs/sbc8260.h
33.8 KB
fe8c2806c Initial revision |
1 |
/* |
10a36a98c Fix swapped confi... |
2 3 |
* (C) Copyright 2000 * Murray Jensen <Murray.Jensen@cmst.csiro.au> |
fe8c2806c Initial revision |
4 |
* |
10a36a98c Fix swapped confi... |
5 6 7 8 9 10 11 12 13 14 |
* (C) Copyright 2000 * Sysgo Real-Time Solutions, GmbH <www.elinos.com> * Marius Groeger <mgroeger@sysgo.de> * * (C) Copyright 2001 * Advent Networks, Inc. <http://www.adventnetworks.com> * Jay Monkman <jtm@smoothsmoothie.com> * * Configuration settings for the WindRiver SBC8260 board. * See http://www.windriver.com/products/html/sbc8260.html |
fe8c2806c Initial revision |
15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 |
* * See file CREDITS for list of people who contributed to this * project. * * This program is free software; you can redistribute it and/or * modify it under the terms of the GNU General Public License as * published by the Free Software Foundation; either version 2 of * the License, or (at your option) any later version. * * This program is distributed in the hope that it will be useful, * but WITHOUT ANY WARRANTY; without even the implied warranty of * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the * GNU General Public License for more details. * * You should have received a copy of the GNU General Public License * along with this program; if not, write to the Free Software * Foundation, Inc., 59 Temple Place, Suite 330, Boston, * MA 02111-1307 USA */ #ifndef __CONFIG_H #define __CONFIG_H |
10a36a98c Fix swapped confi... |
37 |
/* Enable debug prints */ |
10a36a98c Fix swapped confi... |
38 |
#undef DEBUG_BOOTP_EXT /* Debug received vendor fields */ |
fe8c2806c Initial revision |
39 |
|
10a36a98c Fix swapped confi... |
40 41 42 43 44 |
/***************************************************************************** * * These settings must match the way _your_ board is set up * *****************************************************************************/ |
fe8c2806c Initial revision |
45 |
|
10a36a98c Fix swapped confi... |
46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 |
/* What is the oscillator's (UX2) frequency in Hz? */ #define CONFIG_8260_CLKIN (66 * 1000 * 1000) /*----------------------------------------------------------------------- * MODCK_H & MODCLK[1-3] - Ref: Section 9.2 in MPC8206 User Manual *----------------------------------------------------------------------- * What should MODCK_H be? It is dependent on the oscillator * frequency, MODCK[1-3], and desired CPM and core frequencies. * Here are some example values (all frequencies are in MHz): * * MODCK_H MODCK[1-3] Osc CPM Core S2-6 S2-7 S2-8 * ------- ---------- --- --- ---- ----- ----- ----- * 0x1 0x5 33 100 133 Open Close Open * 0x1 0x6 33 100 166 Open Open Close * 0x1 0x7 33 100 200 Open Open Open * * 0x2 0x2 33 133 133 Close Open Close * 0x2 0x3 33 133 166 Close Open Open * 0x2 0x4 33 133 200 Open Close Close * 0x2 0x5 33 133 233 Open Close Open * 0x2 0x6 33 133 266 Open Open Close * * 0x5 0x5 66 133 133 Open Close Open * 0x5 0x6 66 133 166 Open Open Close * 0x5 0x7 66 133 200 Open Open Open * 0x6 0x0 66 133 233 Close Close Close * 0x6 0x1 66 133 266 Close Close Open * 0x6 0x2 66 133 300 Close Open Close */ #define CFG_SBC_MODCK_H 0x05 |
fe8c2806c Initial revision |
76 |
|
10a36a98c Fix swapped confi... |
77 78 79 80 81 82 83 |
/* Define this if you want to boot from 0x00000100. If you don't define * this, you will need to program the bootloader to 0xfff00000, and * get the hardware reset config words at 0xfe000000. The simplest * way to do that is to program the bootloader at both addresses. * It is suggested that you just let U-Boot live at 0x00000000. */ #define CFG_SBC_BOOT_LOW 1 |
fe8c2806c Initial revision |
84 |
|
10a36a98c Fix swapped confi... |
85 86 87 88 89 90 91 |
/* What should the base address of the main FLASH be and how big is * it (in MBytes)? This must contain TEXT_BASE from board/sbc8260/config.mk * The main FLASH is whichever is connected to *CS0. U-Boot expects * this to be the SIMM. */ #define CFG_FLASH0_BASE 0x40000000 #define CFG_FLASH0_SIZE 4 |
fe8c2806c Initial revision |
92 |
|
10a36a98c Fix swapped confi... |
93 94 95 96 97 98 99 |
/* What should the base address of the secondary FLASH be and how big * is it (in Mbytes)? The secondary FLASH is whichever is connected * to *CS6. U-Boot expects this to be the on board FLASH. If you don't * want it enabled, don't define these constants. */ #define CFG_FLASH1_BASE 0x60000000 #define CFG_FLASH1_SIZE 2 |
fe8c2806c Initial revision |
100 |
|
10a36a98c Fix swapped confi... |
101 102 103 104 105 |
/* What should be the base address of SDRAM DIMM and how big is * it (in Mbytes)? */ #define CFG_SDRAM0_BASE 0x00000000 #define CFG_SDRAM0_SIZE 64 |
fe8c2806c Initial revision |
106 |
|
10a36a98c Fix swapped confi... |
107 108 |
/* What should be the base address of the LEDs and switch S0? * If you don't want them enabled, don't define this. |
fe8c2806c Initial revision |
109 |
*/ |
10a36a98c Fix swapped confi... |
110 |
#define CFG_LED_BASE 0xa0000000 |
fe8c2806c Initial revision |
111 |
|
10a36a98c Fix swapped confi... |
112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 |
/* * SBC8260 with 16 MB DIMM: * * 0x0000 0000 Exception Vector code, 8k * : * 0x0000 1FFF * 0x0000 2000 Free for Application Use * : * : * * : * : * 0x00F5 FF30 Monitor Stack (Growing downward) * Monitor Stack Buffer (0x80) * 0x00F5 FFB0 Board Info Data * 0x00F6 0000 Malloc Arena * : CFG_ENV_SECT_SIZE, 256k * : CFG_MALLOC_LEN, 128k * 0x00FC 0000 RAM Copy of Monitor Code * : CFG_MONITOR_LEN, 256k * 0x00FF FFFF [End of RAM], CFG_SDRAM_SIZE - 1 */ |
fe8c2806c Initial revision |
134 |
|
10a36a98c Fix swapped confi... |
135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 |
/* * SBC8260 with 64 MB DIMM: * * 0x0000 0000 Exception Vector code, 8k * : * 0x0000 1FFF * 0x0000 2000 Free for Application Use * : * : * * : * : * 0x03F5 FF30 Monitor Stack (Growing downward) * Monitor Stack Buffer (0x80) * 0x03F5 FFB0 Board Info Data * 0x03F6 0000 Malloc Arena * : CFG_ENV_SECT_SIZE, 256k * : CFG_MALLOC_LEN, 128k * 0x03FC 0000 RAM Copy of Monitor Code * : CFG_MONITOR_LEN, 256k * 0x03FF FFFF [End of RAM], CFG_SDRAM_SIZE - 1 */ |
fe8c2806c Initial revision |
157 |
|
10a36a98c Fix swapped confi... |
158 159 160 161 162 163 164 165 166 167 168 169 170 171 |
/* * select serial console configuration * * if either CONFIG_CONS_ON_SMC or CONFIG_CONS_ON_SCC is selected, then * CONFIG_CONS_INDEX must be set to the channel number (1-2 for SMC, 1-4 * for SCC). * * if CONFIG_CONS_NONE is defined, then the serial console routines must * defined elsewhere. */ #define CONFIG_CONS_ON_SMC 1 /* define if console on SMC */ #undef CONFIG_CONS_ON_SCC /* define if console on SCC */ #undef CONFIG_CONS_NONE /* define if console on neither */ #define CONFIG_CONS_INDEX 1 /* which SMC/SCC channel for console */ |
fe8c2806c Initial revision |
172 173 |
/* |
10a36a98c Fix swapped confi... |
174 175 176 177 178 179 180 |
* select ethernet configuration * * if either CONFIG_ETHER_ON_SCC or CONFIG_ETHER_ON_FCC is selected, then * CONFIG_ETHER_INDEX must be set to the channel number (1-4 for SCC, 1-3 * for FCC) * * if CONFIG_ETHER_NONE is defined, then either the ethernet routines must be |
639221c76 include/: Remove ... |
181 |
* defined elsewhere (as for the console), or CONFIG_CMD_NET must be unset. |
fe8c2806c Initial revision |
182 |
*/ |
10a36a98c Fix swapped confi... |
183 184 185 |
#undef CONFIG_ETHER_ON_SCC #define CONFIG_ETHER_ON_FCC #undef CONFIG_ETHER_NONE /* define if ethernet on neither */ |
fe8c2806c Initial revision |
186 |
|
10a36a98c Fix swapped confi... |
187 188 189 |
#ifdef CONFIG_ETHER_ON_SCC #define CONFIG_ETHER_INDEX 1 /* which SCC/FCC channel for ethernet */ #endif /* CONFIG_ETHER_ON_SCC */ |
fe8c2806c Initial revision |
190 |
|
10a36a98c Fix swapped confi... |
191 192 193 194 195 196 197 198 199 200 201 202 |
#ifdef CONFIG_ETHER_ON_FCC #define CONFIG_ETHER_INDEX 2 /* which SCC/FCC channel for ethernet */ #undef CONFIG_ETHER_LOOPBACK_TEST /* Ethernet external loopback test */ #define CONFIG_MII /* MII PHY management */ #define CONFIG_BITBANGMII /* bit-bang MII PHY management */ /* * Port pins used for bit-banged MII communictions (if applicable). */ #define MDIO_PORT 2 /* Port C */ #define MDIO_ACTIVE (iop->pdir |= 0x00400000) #define MDIO_TRISTATE (iop->pdir &= ~0x00400000) #define MDIO_READ ((iop->pdat & 0x00400000) != 0) |
fe8c2806c Initial revision |
203 |
|
10a36a98c Fix swapped confi... |
204 205 |
#define MDIO(bit) if(bit) iop->pdat |= 0x00400000; \ else iop->pdat &= ~0x00400000 |
fe8c2806c Initial revision |
206 |
|
10a36a98c Fix swapped confi... |
207 208 |
#define MDC(bit) if(bit) iop->pdat |= 0x00200000; \ else iop->pdat &= ~0x00200000 |
fe8c2806c Initial revision |
209 |
|
10a36a98c Fix swapped confi... |
210 211 |
#define MIIDELAY udelay(1) #endif /* CONFIG_ETHER_ON_FCC */ |
fe8c2806c Initial revision |
212 |
|
10a36a98c Fix swapped confi... |
213 |
#if defined(CONFIG_ETHER_ON_SCC) && (CONFIG_ETHER_INDEX == 1) |
fe8c2806c Initial revision |
214 |
|
10a36a98c Fix swapped confi... |
215 216 217 218 219 |
/* * - RX clk is CLK11 * - TX clk is CLK12 */ # define CFG_CMXSCR_VALUE (CMXSCR_RS1CS_CLK11 | CMXSCR_TS1CS_CLK12) |
fe8c2806c Initial revision |
220 |
|
10a36a98c Fix swapped confi... |
221 |
#elif defined(CONFIG_ETHER_ON_FCC) && (CONFIG_ETHER_INDEX == 2) |
fe8c2806c Initial revision |
222 |
|
10a36a98c Fix swapped confi... |
223 224 225 226 227 228 229 230 231 232 |
/* * - Rx-CLK is CLK13 * - Tx-CLK is CLK14 * - Select bus for bd/buffers (see 28-13) * - Enable Full Duplex in FSMR */ # define CFG_CMXFCR_MASK (CMXFCR_FC2|CMXFCR_RF2CS_MSK|CMXFCR_TF2CS_MSK) # define CFG_CMXFCR_VALUE (CMXFCR_RF2CS_CLK13|CMXFCR_TF2CS_CLK14) # define CFG_CPMFCR_RAMTYPE 0 # define CFG_FCC_PSMR (FCC_PSMR_FDE | FCC_PSMR_LPB) |
fe8c2806c Initial revision |
233 |
|
10a36a98c Fix swapped confi... |
234 235 236 237 238 239 |
#endif /* CONFIG_ETHER_ON_FCC, CONFIG_ETHER_INDEX */ /* * Select SPI support configuration */ #undef CONFIG_SPI /* Disable SPI driver */ |
fe8c2806c Initial revision |
240 |
|
10a36a98c Fix swapped confi... |
241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 |
/* * Select i2c support configuration * * Supported configurations are {none, software, hardware} drivers. * If the software driver is chosen, there are some additional * configuration items that the driver uses to drive the port pins. */ #undef CONFIG_HARD_I2C /* I2C with hardware support */ #define CONFIG_SOFT_I2C 1 /* I2C bit-banged */ #define CFG_I2C_SPEED 400000 /* I2C speed and slave address */ #define CFG_I2C_SLAVE 0x7F /* * Software (bit-bang) I2C driver configuration */ #ifdef CONFIG_SOFT_I2C #define I2C_PORT 3 /* Port A=0, B=1, C=2, D=3 */ #define I2C_ACTIVE (iop->pdir |= 0x00010000) #define I2C_TRISTATE (iop->pdir &= ~0x00010000) #define I2C_READ ((iop->pdat & 0x00010000) != 0) #define I2C_SDA(bit) if(bit) iop->pdat |= 0x00010000; \ else iop->pdat &= ~0x00010000 #define I2C_SCL(bit) if(bit) iop->pdat |= 0x00020000; \ else iop->pdat &= ~0x00020000 #define I2C_DELAY udelay(5) /* 1/4 I2C clock duration */ #endif /* CONFIG_SOFT_I2C */ /* Define this to reserve an entire FLASH sector (256 KB) for * environment variables. Otherwise, the environment will be * put in the same sector as U-Boot, and changing variables * will erase U-Boot temporarily */ #define CFG_ENV_IN_OWN_SECT 1 |
fe8c2806c Initial revision |
275 |
|
10a36a98c Fix swapped confi... |
276 277 |
/* Define to allow the user to overwrite serial and ethaddr */ #define CONFIG_ENV_OVERWRITE |
fe8c2806c Initial revision |
278 |
|
10a36a98c Fix swapped confi... |
279 |
/* What should the console's baud rate be? */ |
fe8c2806c Initial revision |
280 |
#define CONFIG_BAUDRATE 9600 |
10a36a98c Fix swapped confi... |
281 282 283 284 285 286 287 288 289 290 291 292 293 294 |
/* Ethernet MAC address * Note: We are using the EST Corporation OUI (00:a0:1e:xx:xx:xx) * http://standards.ieee.org/regauth/oui/index.shtml */ #define CONFIG_ETHADDR 00:a0:1e:a8:7b:cb /* * Define this to set the last octet of the ethernet address from the * DS0-DS7 switch and light the LEDs with the result. The DS0-DS7 * switch and the LEDs are backwards with respect to each other. DS7 * is on the board edge side of both the LED strip and the DS0-DS7 * switch. */ #undef CONFIG_MISC_INIT_R |
fe8c2806c Initial revision |
295 |
|
10a36a98c Fix swapped confi... |
296 297 |
/* Set to a positive value to delay for running BOOTCOMMAND */ #define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */ |
fe8c2806c Initial revision |
298 |
|
10a36a98c Fix swapped confi... |
299 300 301 302 303 304 305 306 307 308 |
/* Be selective on what keys can delay or stop the autoboot process * To stop use: " " */ #undef CONFIG_AUTOBOOT_KEYED #ifdef CONFIG_AUTOBOOT_KEYED # define CONFIG_AUTOBOOT_PROMPT "Autobooting in %d seconds, press \" \" to stop " # define CONFIG_AUTOBOOT_STOP_STR " " # undef CONFIG_AUTOBOOT_DELAY_STR # define DEBUG_BOOTKEYS 0 |
fe8c2806c Initial revision |
309 |
#endif |
10a36a98c Fix swapped confi... |
310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 |
/* Define this to contain any number of null terminated strings that * will be part of the default enviroment compiled into the boot image. * * Variable Usage * -------------- ------------------------------------------------------- * serverip server IP address * ipaddr my IP address * reprog Reload flash with a new copy of U-Boot * zapenv Erase the environment area in flash * root-on-initrd Set the bootcmd variable to allow booting of an initial * ram disk. * root-on-nfs Set the bootcmd variable to allow booting of a NFS * mounted root filesystem. * boot-hook Convenient stub to do something useful before the * bootm command is executed. * * Example usage of root-on-initrd and root-on-nfs : * * Note: The lines have been wrapped to improved its readability. * * => printenv bootcmd * bootcmd=version;echo;bootp;setenv bootargs root=/dev/nfs rw |
fe126d8b3 Change all '$(...... |
332 333 |
* nfsroot=${serverip}:${rootpath} * ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}::off;run boot-hook;bootm |
10a36a98c Fix swapped confi... |
334 335 336 337 |
* * => run root-on-initrd * => printenv bootcmd * bootcmd=version;echo;bootp;setenv bootargs root=/dev/ram0 rw |
fe126d8b3 Change all '$(...... |
338 |
* ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}::off;run boot-hook;bootm |
10a36a98c Fix swapped confi... |
339 340 341 342 |
* * => run root-on-nfs * => printenv bootcmd * bootcmd=version;echo;bootp;setenv bootargs root=/dev/nfs rw |
fe126d8b3 Change all '$(...... |
343 344 |
* nfsroot=${serverip}:${rootpath} * ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}::off;run boot-hook;bootm |
10a36a98c Fix swapped confi... |
345 346 347 |
* */ #define CONFIG_EXTRA_ENV_SETTINGS \ |
b9283e2db * Patch by Dan Po... |
348 |
"serverip=192.168.123.205\0" \ |
10a36a98c Fix swapped confi... |
349 350 351 352 353 354 |
"ipaddr=192.168.123.213\0" \ "reprog="\ "bootp;" \ "tftpboot 0x140000 /bdi2000/u-boot.bin;" \ "protect off 1:0;" \ "erase 1:0;" \ |
fe126d8b3 Change all '$(...... |
355 |
"cp.b 140000 40000000 ${filesize};" \ |
10a36a98c Fix swapped confi... |
356 357 358 359 360 361 362 363 364 365 366 |
"protect on 1:0\0" \ "zapenv="\ "protect off 1:1;" \ "erase 1:1;" \ "protect on 1:1\0" \ "root-on-initrd="\ "setenv bootcmd "\ "version;" \ "echo;" \ "bootp;" \ "setenv bootargs root=/dev/ram0 rw " \ |
fe126d8b3 Change all '$(...... |
367 |
"ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}::off;" \ |
10a36a98c Fix swapped confi... |
368 369 370 371 372 373 374 375 |
"run boot-hook;" \ "bootm\0" \ "root-on-nfs="\ "setenv bootcmd "\ "version;" \ "echo;" \ "bootp;" \ "setenv bootargs root=/dev/nfs rw " \ |
fe126d8b3 Change all '$(...... |
376 377 |
"nfsroot=${serverip}:${rootpath} " \ "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}::off;" \ |
10a36a98c Fix swapped confi... |
378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 |
"run boot-hook;" \ "bootm\0" \ "boot-hook=echo\0" /* Define a command string that is automatically executed when no character * is read on the console interface withing "Boot Delay" after reset. */ #undef CONFIG_BOOT_ROOT_INITRD /* Use ram disk for the root file system */ #define CONFIG_BOOT_ROOT_NFS /* Use a NFS mounted root file system */ #ifdef CONFIG_BOOT_ROOT_INITRD #define CONFIG_BOOTCOMMAND \ "version;" \ "echo;" \ "bootp;" \ "setenv bootargs root=/dev/ram0 rw " \ |
fe126d8b3 Change all '$(...... |
394 |
"ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}::off;" \ |
10a36a98c Fix swapped confi... |
395 396 397 398 399 400 401 402 |
"bootm" #endif /* CONFIG_BOOT_ROOT_INITRD */ #ifdef CONFIG_BOOT_ROOT_NFS #define CONFIG_BOOTCOMMAND \ "version;" \ "echo;" \ "bootp;" \ |
fe126d8b3 Change all '$(...... |
403 404 |
"setenv bootargs root=/dev/nfs rw nfsroot=${serverip}:${rootpath} " \ "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}::off;" \ |
10a36a98c Fix swapped confi... |
405 406 |
"bootm" #endif /* CONFIG_BOOT_ROOT_NFS */ |
d3b8c1a74 include/configs/[... |
407 408 |
/* * BOOTP options |
10a36a98c Fix swapped confi... |
409 |
*/ |
d3b8c1a74 include/configs/[... |
410 411 412 413 414 415 416 417 |
#define CONFIG_BOOTP_SUBNETMASK #define CONFIG_BOOTP_GATEWAY #define CONFIG_BOOTP_HOSTNAME #define CONFIG_BOOTP_BOOTPATH #define CONFIG_BOOTP_BOOTFILESIZE #define CONFIG_BOOTP_DNS #define CONFIG_BOOTP_DNS2 #define CONFIG_BOOTP_SEND_HOSTNAME |
fe8c2806c Initial revision |
418 |
|
10a36a98c Fix swapped confi... |
419 420 |
/* undef this to save memory */ #define CFG_LONGHELP |
fe8c2806c Initial revision |
421 |
|
10a36a98c Fix swapped confi... |
422 423 |
/* Monitor Command Prompt */ #define CFG_PROMPT "=> " |
fe8c2806c Initial revision |
424 |
|
10a36a98c Fix swapped confi... |
425 426 427 |
#undef CFG_HUSH_PARSER #ifdef CFG_HUSH_PARSER #define CFG_PROMPT_HUSH_PS2 "> " |
1d0350ed0 * Patch by Jim Sa... |
428 |
#endif |
10a36a98c Fix swapped confi... |
429 430 |
/* When CONFIG_TIMESTAMP is selected, the timestamp (date and time) * of an image is printed by image commands like bootm or iminfo. |
1d0350ed0 * Patch by Jim Sa... |
431 |
*/ |
10a36a98c Fix swapped confi... |
432 |
#define CONFIG_TIMESTAMP |
1d0350ed0 * Patch by Jim Sa... |
433 |
|
10a36a98c Fix swapped confi... |
434 435 436 437 |
/* If this variable is defined, an environment variable named "ver" * is created by U-Boot showing the U-Boot version. */ #define CONFIG_VERSION_VARIABLE |
866e3089b include/configs: ... |
438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 |
/* * Command line configuration. */ #include <config_cmd_default.h> #define CONFIG_CMD_ASKENV #define CONFIG_CMD_ELF #define CONFIG_CMD_I2C #define CONFIG_CMD_IMMAP #define CONFIG_CMD_PING #define CONFIG_CMD_REGINFO #define CONFIG_CMD_SDRAM #undef CONFIG_CMD_KGDB #if defined(CONFIG_ETHER_ON_FCC) #define CONFIG_CMD_CMD_MII #endif |
10a36a98c Fix swapped confi... |
457 458 459 460 461 462 463 464 465 466 467 |
#undef CONFIG_WATCHDOG /* disable the watchdog */ /* Where do the internal registers live? */ #define CFG_IMMR 0xF0000000 /***************************************************************************** * * You should not have to modify any of the following settings * *****************************************************************************/ |
fe8c2806c Initial revision |
468 |
|
10a36a98c Fix swapped confi... |
469 470 |
#define CONFIG_MPC8260 1 /* This is an MPC8260 CPU */ #define CONFIG_SBC8260 1 /* on an EST SBC8260 Board */ |
9c4c5ae3e * Patch by Jon Lo... |
471 |
#define CONFIG_CPM2 1 /* Has a CPM2 */ |
fe8c2806c Initial revision |
472 |
|
fe8c2806c Initial revision |
473 |
|
10a36a98c Fix swapped confi... |
474 475 476 |
/* * Miscellaneous configurable options */ |
866e3089b include/configs: ... |
477 |
#if defined(CONFIG_CMD_KGDB) |
10a36a98c Fix swapped confi... |
478 |
# define CFG_CBSIZE 1024 /* Console I/O Buffer Size */ |
fe8c2806c Initial revision |
479 |
#else |
10a36a98c Fix swapped confi... |
480 |
# define CFG_CBSIZE 256 /* Console I/O Buffer Size */ |
fe8c2806c Initial revision |
481 |
#endif |
10a36a98c Fix swapped confi... |
482 483 |
/* Print Buffer Size */ #define CFG_PBSIZE (CFG_CBSIZE + sizeof(CFG_PROMPT)+16) |
fe8c2806c Initial revision |
484 |
|
10a36a98c Fix swapped confi... |
485 |
#define CFG_MAXARGS 32 /* max number of command args */ |
fe8c2806c Initial revision |
486 |
|
10a36a98c Fix swapped confi... |
487 |
#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */ |
fe8c2806c Initial revision |
488 |
|
10a36a98c Fix swapped confi... |
489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 |
#define CFG_LOAD_ADDR 0x400000 /* default load address */ #define CFG_HZ 1000 /* decrementer freq: 1 ms ticks */ #define CFG_ALT_MEMTEST /* Select full-featured memory test */ #define CFG_MEMTEST_START 0x2000 /* memtest works from the end of */ /* the exception vector table */ /* to the end of the DRAM */ /* less monitor and malloc area */ #define CFG_STACK_USAGE 0x10000 /* Reserve 64k for the stack usage */ #define CFG_MEM_END_USAGE ( CFG_MONITOR_LEN \ + CFG_MALLOC_LEN \ + CFG_ENV_SECT_SIZE \ + CFG_STACK_USAGE ) #define CFG_MEMTEST_END ( CFG_SDRAM_SIZE * 1024 * 1024 \ - CFG_MEM_END_USAGE ) /* valid baudrates */ #define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 } |
fe8c2806c Initial revision |
508 509 |
/* |
10a36a98c Fix swapped confi... |
510 511 512 |
* Low Level Configuration Settings * (address mappings, register initial values, etc.) * You should know what you are doing if you make changes here. |
fe8c2806c Initial revision |
513 |
*/ |
10a36a98c Fix swapped confi... |
514 515 516 517 518 519 520 521 522 523 524 |
#define CFG_FLASH_BASE CFG_FLASH0_BASE #define CFG_FLASH_SIZE CFG_FLASH0_SIZE #define CFG_SDRAM_BASE CFG_SDRAM0_BASE #define CFG_SDRAM_SIZE CFG_SDRAM0_SIZE /*----------------------------------------------------------------------- * Hard Reset Configuration Words */ #if defined(CFG_SBC_BOOT_LOW) # define CFG_SBC_HRCW_BOOT_FLAGS (HRCW_CIP | HRCW_BMS) |
fe8c2806c Initial revision |
525 |
#else |
10a36a98c Fix swapped confi... |
526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 |
# define CFG_SBC_HRCW_BOOT_FLAGS (0) #endif /* defined(CFG_SBC_BOOT_LOW) */ /* get the HRCW ISB field from CFG_IMMR */ #define CFG_SBC_HRCW_IMMR ( ((CFG_IMMR & 0x10000000) >> 10) | \ ((CFG_IMMR & 0x01000000) >> 7) | \ ((CFG_IMMR & 0x00100000) >> 4) ) #define CFG_HRCW_MASTER ( HRCW_BPS11 | \ HRCW_DPPC11 | \ CFG_SBC_HRCW_IMMR | \ HRCW_MMR00 | \ HRCW_LBPC11 | \ HRCW_APPC10 | \ HRCW_CS10PC00 | \ (CFG_SBC_MODCK_H & HRCW_MODCK_H1111) | \ CFG_SBC_HRCW_BOOT_FLAGS ) /* no slaves */ #define CFG_HRCW_SLAVE1 0 #define CFG_HRCW_SLAVE2 0 #define CFG_HRCW_SLAVE3 0 #define CFG_HRCW_SLAVE4 0 #define CFG_HRCW_SLAVE5 0 #define CFG_HRCW_SLAVE6 0 #define CFG_HRCW_SLAVE7 0 /*----------------------------------------------------------------------- * Definitions for initial stack pointer and data area (in DPRAM) */ #define CFG_INIT_RAM_ADDR CFG_IMMR #define CFG_INIT_RAM_END 0x4000 /* End of used area in DPRAM */ #define CFG_GBL_DATA_SIZE 128 /* bytes reserved for initial data */ #define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE) #define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET /*----------------------------------------------------------------------- * Start addresses for the final memory configuration * (Set up by the startup code) * Please note that CFG_SDRAM_BASE _must_ start at 0 * Note also that the logic that sets CFG_RAMBOOT is platform dependent. */ #define CFG_MONITOR_BASE CFG_FLASH0_BASE #if (CFG_MONITOR_BASE < CFG_FLASH_BASE) # define CFG_RAMBOOT |
fe8c2806c Initial revision |
572 |
#endif |
10a36a98c Fix swapped confi... |
573 574 575 |
#define CFG_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */ #define CFG_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */ |
fe8c2806c Initial revision |
576 577 578 579 580 581 |
/* * For booting Linux, the board info and command line data * have to be in the first 8 MB of memory, since this is * the maximum mapped by the Linux kernel during initialization. */ |
10a36a98c Fix swapped confi... |
582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 |
#define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */ /*----------------------------------------------------------------------- * FLASH and environment organization */ #define CFG_MAX_FLASH_BANKS 1 /* max number of memory banks */ #define CFG_MAX_FLASH_SECT 16 /* max number of sectors on one chip */ #define CFG_FLASH_ERASE_TOUT 8000 /* Timeout for Flash Erase (in ms) */ #define CFG_FLASH_WRITE_TOUT 1 /* Timeout for Flash Write (in ms) */ #ifndef CFG_RAMBOOT # define CFG_ENV_IS_IN_FLASH 1 # ifdef CFG_ENV_IN_OWN_SECT # define CFG_ENV_ADDR (CFG_MONITOR_BASE + 0x40000) # define CFG_ENV_SECT_SIZE 0x40000 # else # define CFG_ENV_ADDR (CFG_FLASH_BASE + CFG_MONITOR_LEN - CFG_ENV_SECT_SIZE) # define CFG_ENV_SIZE 0x1000 /* Total Size of Environment Sector */ # define CFG_ENV_SECT_SIZE 0x10000 /* see README - env sect real size */ # endif /* CFG_ENV_IN_OWN_SECT */ #else # define CFG_ENV_IS_IN_NVRAM 1 # define CFG_ENV_ADDR (CFG_MONITOR_BASE - 0x1000) # define CFG_ENV_SIZE 0x200 #endif /* CFG_RAMBOOT */ /*----------------------------------------------------------------------- * Cache Configuration */ #define CFG_CACHELINE_SIZE 32 /* For MPC8260 CPU */ |
fe8c2806c Initial revision |
615 |
|
866e3089b include/configs: ... |
616 |
#if defined(CONFIG_CMD_KGDB) |
10a36a98c Fix swapped confi... |
617 |
# define CFG_CACHELINE_SHIFT 5 /* log base 2 of the above value */ |
fe8c2806c Initial revision |
618 |
#endif |
10a36a98c Fix swapped confi... |
619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 |
/*----------------------------------------------------------------------- * HIDx - Hardware Implementation-dependent Registers 2-11 *----------------------------------------------------------------------- * HID0 also contains cache control - initially enable both caches and * invalidate contents, then the final state leaves only the instruction * cache enabled. Note that Power-On and Hard reset invalidate the caches, * but Soft reset does not. * * HID1 has only read-only information - nothing to set. */ #define CFG_HID0_INIT (HID0_ICE |\ HID0_DCE |\ HID0_ICFI |\ HID0_DCI |\ HID0_IFEM |\ HID0_ABE) #define CFG_HID0_FINAL (HID0_ICE |\ HID0_IFEM |\ HID0_ABE |\ HID0_EMCP) #define CFG_HID2 0 /*----------------------------------------------------------------------- * RMR - Reset Mode Register *----------------------------------------------------------------------- */ #define CFG_RMR 0 /*----------------------------------------------------------------------- * BCR - Bus Configuration 4-25 *----------------------------------------------------------------------- */ #define CFG_BCR (BCR_ETM) /*----------------------------------------------------------------------- * SIUMCR - SIU Module Configuration 4-31 *----------------------------------------------------------------------- */ #define CFG_SIUMCR (SIUMCR_DPPC11 |\ SIUMCR_L2CPC00 |\ SIUMCR_APPC10 |\ SIUMCR_MMR00) /*----------------------------------------------------------------------- * SYPCR - System Protection Control 11-9 * SYPCR can only be written once after reset! *----------------------------------------------------------------------- * Watchdog & Bus Monitor Timer max, 60x Bus Monitor enable */ #if defined(CONFIG_WATCHDOG) #define CFG_SYPCR (SYPCR_SWTC |\ SYPCR_BMT |\ SYPCR_PBME |\ SYPCR_LBME |\ SYPCR_SWRI |\ SYPCR_SWP |\ SYPCR_SWE) #else #define CFG_SYPCR (SYPCR_SWTC |\ SYPCR_BMT |\ SYPCR_PBME |\ SYPCR_LBME |\ SYPCR_SWRI |\ SYPCR_SWP) #endif /* CONFIG_WATCHDOG */ /*----------------------------------------------------------------------- * TMCNTSC - Time Counter Status and Control 4-40 *----------------------------------------------------------------------- * Clear once per Second and Alarm Interrupt Status, Set 32KHz timersclk, * and enable Time Counter */ #define CFG_TMCNTSC (TMCNTSC_SEC |\ TMCNTSC_ALR |\ TMCNTSC_TCF |\ TMCNTSC_TCE) /*----------------------------------------------------------------------- * PISCR - Periodic Interrupt Status and Control 4-42 *----------------------------------------------------------------------- * Clear Periodic Interrupt Status, Set 32KHz timersclk, and enable * Periodic timer */ #define CFG_PISCR (PISCR_PS |\ PISCR_PTF |\ PISCR_PTE) /*----------------------------------------------------------------------- * SCCR - System Clock Control 9-8 *----------------------------------------------------------------------- */ #define CFG_SCCR 0 /*----------------------------------------------------------------------- * RCCR - RISC Controller Configuration 13-7 *----------------------------------------------------------------------- */ #define CFG_RCCR 0 |
fe8c2806c Initial revision |
720 |
/* |
10a36a98c Fix swapped confi... |
721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 |
* Initialize Memory Controller: * * Bank Bus Machine PortSz Device * ---- --- ------- ------ ------ * 0 60x GPCM 32 bit FLASH (SIMM - 4MB) * * 1 60x GPCM 32 bit FLASH (SIMM - Unused) * 2 60x SDRAM 64 bit SDRAM (DIMM - 16MB or 64MB) * 3 60x SDRAM 64 bit SDRAM (DIMM - Unused) * 4 Local SDRAM 32 bit SDRAM (on board - 4MB) * 5 60x GPCM 8 bit EEPROM (8KB) * 6 60x GPCM 8 bit FLASH (on board - 2MB) * * 7 60x GPCM 8 bit LEDs, switches * * (*) This configuration requires the SBC8260 be configured * so that *CS0 goes to the FLASH SIMM, and *CS6 goes to * the on board FLASH. In other words, JP24 should have * pins 1 and 2 jumpered and pins 3 and 4 jumpered. |
fe8c2806c Initial revision |
738 |
* |
fe8c2806c Initial revision |
739 |
*/ |
fe8c2806c Initial revision |
740 |
|
10a36a98c Fix swapped confi... |
741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 |
/*----------------------------------------------------------------------- * BR0,BR1 - Base Register * Ref: Section 10.3.1 on page 10-14 * OR0,OR1 - Option Register * Ref: Section 10.3.2 on page 10-18 *----------------------------------------------------------------------- */ /* Bank 0,1 - FLASH SIMM * * This expects the FLASH SIMM to be connected to *CS0 * It consists of 4 AM29F080B parts. * * Note: For the 4 MB SIMM, *CS1 is unused. */ /* BR0 is configured as follows: * * - Base address of 0x40000000 * - 32 bit port size * - Data errors checking is disabled * - Read and write access * - GPCM 60x bus * - Access are handled by the memory controller according to MSEL * - Not used for atomic operations * - No data pipelining is done * - Valid */ #define CFG_BR0_PRELIM ((CFG_FLASH0_BASE & BRx_BA_MSK) |\ BRx_PS_32 |\ BRx_MS_GPCM_P |\ BRx_V) /* OR0 is configured as follows: * * - 4 MB * - *BCTL0 is asserted upon access to the current memory bank * - *CW / *WE are negated a quarter of a clock earlier * - *CS is output at the same time as the address lines * - Uses a clock cycle length of 5 * - *PSDVAL is generated internally by the memory controller * unless *GTA is asserted earlier externally. * - Relaxed timing is generated by the GPCM for accesses * initiated to this memory region. * - One idle clock is inserted between a read access from the * current bank and the next access. */ #define CFG_OR0_PRELIM (MEG_TO_AM(CFG_FLASH0_SIZE) |\ ORxG_CSNT |\ ORxG_ACS_DIV1 |\ ORxG_SCY_5_CLK |\ ORxG_TRLX |\ ORxG_EHTR) /*----------------------------------------------------------------------- * BR2,BR3 - Base Register * Ref: Section 10.3.1 on page 10-14 * OR2,OR3 - Option Register * Ref: Section 10.3.2 on page 10-16 *----------------------------------------------------------------------- */ /* Bank 2,3 - SDRAM DIMM * * 16MB DIMM: P/N * 64MB DIMM: P/N 1W-8864X8-4-P1-EST * * Note: *CS3 is unused for this DIMM */ /* With a 16 MB or 64 MB DIMM, the BR2 is configured as follows: * * - Base address of 0x00000000 * - 64 bit port size (60x bus only) * - Data errors checking is disabled * - Read and write access * - SDRAM 60x bus * - Access are handled by the memory controller according to MSEL * - Not used for atomic operations * - No data pipelining is done * - Valid */ #define CFG_BR2_PRELIM ((CFG_SDRAM0_BASE & BRx_BA_MSK) |\ BRx_PS_64 |\ BRx_MS_SDRAM_P |\ BRx_V) #define CFG_BR3_PRELIM ((CFG_SDRAM0_BASE & BRx_BA_MSK) |\ BRx_PS_64 |\ BRx_MS_SDRAM_P |\ BRx_V) /* With a 16 MB DIMM, the OR2 is configured as follows: * * - 16 MB * - 2 internal banks per device * - Row start address bit is A9 with PSDMR[PBI] = 0 * - 11 row address lines * - Back-to-back page mode * - Internal bank interleaving within save device enabled */ #if (CFG_SDRAM0_SIZE == 16) #define CFG_OR2_PRELIM (MEG_TO_AM(CFG_SDRAM0_SIZE) |\ ORxS_BPD_2 |\ ORxS_ROWST_PBI0_A9 |\ ORxS_NUMR_11) |
fe8c2806c Initial revision |
847 |
#endif |
10a36a98c Fix swapped confi... |
848 849 850 851 852 853 854 855 856 857 858 859 860 861 |
/* With a 64 MB DIMM, the OR2 is configured as follows: * * - 64 MB * - 4 internal banks per device * - Row start address bit is A8 with PSDMR[PBI] = 0 * - 12 row address lines * - Back-to-back page mode * - Internal bank interleaving within save device enabled */ #if (CFG_SDRAM0_SIZE == 64) #define CFG_OR2_PRELIM (MEG_TO_AM(CFG_SDRAM0_SIZE) |\ ORxS_BPD_4 |\ ORxS_ROWST_PBI0_A8 |\ ORxS_NUMR_12) |
fe8c2806c Initial revision |
862 |
#endif |
fe8c2806c Initial revision |
863 |
|
10a36a98c Fix swapped confi... |
864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 |
/*----------------------------------------------------------------------- * PSDMR - 60x Bus SDRAM Mode Register * Ref: Section 10.3.3 on page 10-21 *----------------------------------------------------------------------- */ /* Address that the DIMM SPD memory lives at. */ #define SDRAM_SPD_ADDR 0x54 #if (CFG_SDRAM0_SIZE == 16) /* With a 16 MB DIMM, the PSDMR is configured as follows: * * - Bank Based Interleaving, * - Refresh Enable, * - Address Multiplexing where A5 is output on A14 pin * (A6 on A15, and so on), * - use address pins A16-A18 as bank select, * - A9 is output on SDA10 during an ACTIVATE command, * - earliest timing for ACTIVATE command after REFRESH command is 7 clocks, * - earliest timing for ACTIVATE or REFRESH command after PRECHARGE command * is 3 clocks, * - earliest timing for READ/WRITE command after ACTIVATE command is * 2 clocks, * - earliest timing for PRECHARGE after last data was read is 1 clock, * - earliest timing for PRECHARGE after last data was written is 1 clock, * - CAS Latency is 2. */ #define CFG_PSDMR (PSDMR_RFEN |\ PSDMR_SDAM_A14_IS_A5 |\ PSDMR_BSMA_A16_A18 |\ PSDMR_SDA10_PBI0_A9 |\ PSDMR_RFRC_7_CLK |\ PSDMR_PRETOACT_3W |\ PSDMR_ACTTORW_2W |\ PSDMR_LDOTOPRE_1C |\ PSDMR_WRC_1C |\ PSDMR_CL_2) #endif #if (CFG_SDRAM0_SIZE == 64) /* With a 64 MB DIMM, the PSDMR is configured as follows: * * - Bank Based Interleaving, * - Refresh Enable, * - Address Multiplexing where A5 is output on A14 pin * (A6 on A15, and so on), * - use address pins A14-A16 as bank select, * - A9 is output on SDA10 during an ACTIVATE command, * - earliest timing for ACTIVATE command after REFRESH command is 7 clocks, * - earliest timing for ACTIVATE or REFRESH command after PRECHARGE command * is 3 clocks, * - earliest timing for READ/WRITE command after ACTIVATE command is * 2 clocks, * - earliest timing for PRECHARGE after last data was read is 1 clock, * - earliest timing for PRECHARGE after last data was written is 1 clock, * - CAS Latency is 2. */ #define CFG_PSDMR (PSDMR_RFEN |\ PSDMR_SDAM_A14_IS_A5 |\ PSDMR_BSMA_A14_A16 |\ PSDMR_SDA10_PBI0_A9 |\ PSDMR_RFRC_7_CLK |\ PSDMR_PRETOACT_3W |\ PSDMR_ACTTORW_2W |\ PSDMR_LDOTOPRE_1C |\ PSDMR_WRC_1C |\ PSDMR_CL_2) #endif /* * Shoot for approximately 1MHz on the prescaler. */ #if (CONFIG_8260_CLKIN == (66 * 1000 * 1000)) #define CFG_MPTPR MPTPR_PTP_DIV64 #elif (CONFIG_8260_CLKIN == (33 * 1000 * 1000)) #define CFG_MPTPR MPTPR_PTP_DIV32 #else #warning "Unconfigured bus clock freq: check CFG_MPTPR and CFG_PSRT are OK" #define CFG_MPTPR MPTPR_PTP_DIV32 #endif #define CFG_PSRT 14 /* Bank 4 - On board SDRAM * * This is not implemented yet. */ /*----------------------------------------------------------------------- * BR6 - Base Register * Ref: Section 10.3.1 on page 10-14 * OR6 - Option Register * Ref: Section 10.3.2 on page 10-18 *----------------------------------------------------------------------- */ /* Bank 6 - On board FLASH * * This expects the on board FLASH SIMM to be connected to *CS6 * It consists of 1 AM29F016A part. */ #if (defined(CFG_FLASH1_BASE) && defined(CFG_FLASH1_SIZE)) /* BR6 is configured as follows: * * - Base address of 0x60000000 * - 8 bit port size * - Data errors checking is disabled * - Read and write access * - GPCM 60x bus * - Access are handled by the memory controller according to MSEL * - Not used for atomic operations * - No data pipelining is done * - Valid */ # define CFG_BR6_PRELIM ((CFG_FLASH1_BASE & BRx_BA_MSK) |\ BRx_PS_8 |\ BRx_MS_GPCM_P |\ BRx_V) /* OR6 is configured as follows: * * - 2 MB * - *BCTL0 is asserted upon access to the current memory bank * - *CW / *WE are negated a quarter of a clock earlier * - *CS is output at the same time as the address lines * - Uses a clock cycle length of 5 * - *PSDVAL is generated internally by the memory controller * unless *GTA is asserted earlier externally. * - Relaxed timing is generated by the GPCM for accesses * initiated to this memory region. * - One idle clock is inserted between a read access from the * current bank and the next access. */ # define CFG_OR6_PRELIM (MEG_TO_AM(CFG_FLASH1_SIZE) |\ ORxG_CSNT |\ ORxG_ACS_DIV1 |\ ORxG_SCY_5_CLK |\ ORxG_TRLX |\ ORxG_EHTR) #endif /* (defined(CFG_FLASH1_BASE) && defined(CFG_FLASH1_SIZE)) */ /*----------------------------------------------------------------------- * BR7 - Base Register * Ref: Section 10.3.1 on page 10-14 * OR7 - Option Register * Ref: Section 10.3.2 on page 10-18 *----------------------------------------------------------------------- */ /* Bank 7 - LEDs and switches * * LEDs are at 0x00001 (write only) * switches are at 0x00001 (read only) */ #ifdef CFG_LED_BASE /* BR7 is configured as follows: * * - Base address of 0xA0000000 * - 8 bit port size * - Data errors checking is disabled * - Read and write access * - GPCM 60x bus * - Access are handled by the memory controller according to MSEL * - Not used for atomic operations * - No data pipelining is done * - Valid */ # define CFG_BR7_PRELIM ((CFG_LED_BASE & BRx_BA_MSK) |\ BRx_PS_8 |\ BRx_MS_GPCM_P |\ BRx_V) /* OR7 is configured as follows: * * - 1 byte * - *BCTL0 is asserted upon access to the current memory bank * - *CW / *WE are negated a quarter of a clock earlier * - *CS is output at the same time as the address lines * - Uses a clock cycle length of 15 * - *PSDVAL is generated internally by the memory controller * unless *GTA is asserted earlier externally. * - Relaxed timing is generated by the GPCM for accesses * initiated to this memory region. * - One idle clock is inserted between a read access from the * current bank and the next access. */ # define CFG_OR7_PRELIM (ORxG_AM_MSK |\ ORxG_CSNT |\ ORxG_ACS_DIV1 |\ ORxG_SCY_15_CLK |\ ORxG_TRLX |\ ORxG_EHTR) #endif /* CFG_LED_BASE */ /* * Internal Definitions * * Boot Flags */ #define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */ #define BOOTFLAG_WARM 0x02 /* Software reboot */ |
fe8c2806c Initial revision |
1068 1069 |
#endif /* __CONFIG_H */ |