Blame view
include/pci.h
64.3 KB
83d290c56 SPDX: Convert all... |
1 |
/* SPDX-License-Identifier: GPL-2.0+ */ |
c609719b8 Initial revision |
2 3 4 5 6 7 |
/* * (C) Copyright 2001 Sysgo Real-Time Solutions, GmbH <www.elinos.com> * Andreas Heppel <aheppel@sysgo.de> * * (C) Copyright 2002 * Wolfgang Denk, DENX Software Engineering, wd@denx.de. |
c609719b8 Initial revision |
8 9 10 11 |
*/ #ifndef _PCI_H #define _PCI_H |
ed5b580b3 drivers/pci: Add ... |
12 13 |
#define PCI_CFG_SPACE_SIZE 256 #define PCI_CFG_SPACE_EXP_SIZE 4096 |
c609719b8 Initial revision |
14 15 16 17 |
/* * Under PCI, each device has 256 bytes of configuration address space, * of which the first 64 bytes are standardized as follows: */ |
dac01fd89 dm: pci: Add APIs... |
18 |
#define PCI_STD_HEADER_SIZEOF 64 |
c609719b8 Initial revision |
19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 |
#define PCI_VENDOR_ID 0x00 /* 16 bits */ #define PCI_DEVICE_ID 0x02 /* 16 bits */ #define PCI_COMMAND 0x04 /* 16 bits */ #define PCI_COMMAND_IO 0x1 /* Enable response in I/O space */ #define PCI_COMMAND_MEMORY 0x2 /* Enable response in Memory space */ #define PCI_COMMAND_MASTER 0x4 /* Enable bus mastering */ #define PCI_COMMAND_SPECIAL 0x8 /* Enable response to special cycles */ #define PCI_COMMAND_INVALIDATE 0x10 /* Use memory write and invalidate */ #define PCI_COMMAND_VGA_PALETTE 0x20 /* Enable palette snooping */ #define PCI_COMMAND_PARITY 0x40 /* Enable parity checking */ #define PCI_COMMAND_WAIT 0x80 /* Enable address/data stepping */ #define PCI_COMMAND_SERR 0x100 /* Enable SERR */ #define PCI_COMMAND_FAST_BACK 0x200 /* Enable back-to-back writes */ #define PCI_STATUS 0x06 /* 16 bits */ #define PCI_STATUS_CAP_LIST 0x10 /* Support Capability List */ #define PCI_STATUS_66MHZ 0x20 /* Support 66 Mhz PCI 2.1 bus */ #define PCI_STATUS_UDF 0x40 /* Support User Definable Features [obsolete] */ #define PCI_STATUS_FAST_BACK 0x80 /* Accept fast-back to back */ #define PCI_STATUS_PARITY 0x100 /* Detected parity error */ #define PCI_STATUS_DEVSEL_MASK 0x600 /* DEVSEL timing */ #define PCI_STATUS_DEVSEL_FAST 0x000 #define PCI_STATUS_DEVSEL_MEDIUM 0x200 #define PCI_STATUS_DEVSEL_SLOW 0x400 #define PCI_STATUS_SIG_TARGET_ABORT 0x800 /* Set on target abort */ #define PCI_STATUS_REC_TARGET_ABORT 0x1000 /* Master ack of " */ #define PCI_STATUS_REC_MASTER_ABORT 0x2000 /* Set on master abort */ #define PCI_STATUS_SIG_SYSTEM_ERROR 0x4000 /* Set when we drive SERR */ #define PCI_STATUS_DETECTED_PARITY 0x8000 /* Set on parity error */ #define PCI_CLASS_REVISION 0x08 /* High 24 bits are class, low 8 revision */ #define PCI_REVISION_ID 0x08 /* Revision ID */ #define PCI_CLASS_PROG 0x09 /* Reg. Level Programming Interface */ #define PCI_CLASS_DEVICE 0x0a /* Device class */ #define PCI_CLASS_CODE 0x0b /* Device class code */ |
55ae10f8d x86: gpio: Add GP... |
55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 |
#define PCI_CLASS_CODE_TOO_OLD 0x00 #define PCI_CLASS_CODE_STORAGE 0x01 #define PCI_CLASS_CODE_NETWORK 0x02 #define PCI_CLASS_CODE_DISPLAY 0x03 #define PCI_CLASS_CODE_MULTIMEDIA 0x04 #define PCI_CLASS_CODE_MEMORY 0x05 #define PCI_CLASS_CODE_BRIDGE 0x06 #define PCI_CLASS_CODE_COMM 0x07 #define PCI_CLASS_CODE_PERIPHERAL 0x08 #define PCI_CLASS_CODE_INPUT 0x09 #define PCI_CLASS_CODE_DOCKING 0x0A #define PCI_CLASS_CODE_PROCESSOR 0x0B #define PCI_CLASS_CODE_SERIAL 0x0C #define PCI_CLASS_CODE_WIRELESS 0x0D #define PCI_CLASS_CODE_I2O 0x0E #define PCI_CLASS_CODE_SATELLITE 0x0F #define PCI_CLASS_CODE_CRYPTO 0x10 #define PCI_CLASS_CODE_DATA 0x11 /* Base Class 0x12 - 0xFE is reserved */ #define PCI_CLASS_CODE_OTHER 0xFF |
c609719b8 Initial revision |
75 |
#define PCI_CLASS_SUB_CODE 0x0a /* Device sub-class code */ |
55ae10f8d x86: gpio: Add GP... |
76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 |
#define PCI_CLASS_SUB_CODE_TOO_OLD_NOTVGA 0x00 #define PCI_CLASS_SUB_CODE_TOO_OLD_VGA 0x01 #define PCI_CLASS_SUB_CODE_STORAGE_SCSI 0x00 #define PCI_CLASS_SUB_CODE_STORAGE_IDE 0x01 #define PCI_CLASS_SUB_CODE_STORAGE_FLOPPY 0x02 #define PCI_CLASS_SUB_CODE_STORAGE_IPIBUS 0x03 #define PCI_CLASS_SUB_CODE_STORAGE_RAID 0x04 #define PCI_CLASS_SUB_CODE_STORAGE_ATA 0x05 #define PCI_CLASS_SUB_CODE_STORAGE_SATA 0x06 #define PCI_CLASS_SUB_CODE_STORAGE_SAS 0x07 #define PCI_CLASS_SUB_CODE_STORAGE_OTHER 0x80 #define PCI_CLASS_SUB_CODE_NETWORK_ETHERNET 0x00 #define PCI_CLASS_SUB_CODE_NETWORK_TOKENRING 0x01 #define PCI_CLASS_SUB_CODE_NETWORK_FDDI 0x02 #define PCI_CLASS_SUB_CODE_NETWORK_ATM 0x03 #define PCI_CLASS_SUB_CODE_NETWORK_ISDN 0x04 #define PCI_CLASS_SUB_CODE_NETWORK_WORLDFIP 0x05 #define PCI_CLASS_SUB_CODE_NETWORK_PICMG 0x06 #define PCI_CLASS_SUB_CODE_NETWORK_OTHER 0x80 #define PCI_CLASS_SUB_CODE_DISPLAY_VGA 0x00 #define PCI_CLASS_SUB_CODE_DISPLAY_XGA 0x01 #define PCI_CLASS_SUB_CODE_DISPLAY_3D 0x02 #define PCI_CLASS_SUB_CODE_DISPLAY_OTHER 0x80 #define PCI_CLASS_SUB_CODE_MULTIMEDIA_VIDEO 0x00 #define PCI_CLASS_SUB_CODE_MULTIMEDIA_AUDIO 0x01 #define PCI_CLASS_SUB_CODE_MULTIMEDIA_PHONE 0x02 #define PCI_CLASS_SUB_CODE_MULTIMEDIA_OTHER 0x80 #define PCI_CLASS_SUB_CODE_MEMORY_RAM 0x00 #define PCI_CLASS_SUB_CODE_MEMORY_FLASH 0x01 #define PCI_CLASS_SUB_CODE_MEMORY_OTHER 0x80 #define PCI_CLASS_SUB_CODE_BRIDGE_HOST 0x00 #define PCI_CLASS_SUB_CODE_BRIDGE_ISA 0x01 #define PCI_CLASS_SUB_CODE_BRIDGE_EISA 0x02 #define PCI_CLASS_SUB_CODE_BRIDGE_MCA 0x03 #define PCI_CLASS_SUB_CODE_BRIDGE_PCI 0x04 #define PCI_CLASS_SUB_CODE_BRIDGE_PCMCIA 0x05 #define PCI_CLASS_SUB_CODE_BRIDGE_NUBUS 0x06 #define PCI_CLASS_SUB_CODE_BRIDGE_CARDBUS 0x07 #define PCI_CLASS_SUB_CODE_BRIDGE_RACEWAY 0x08 #define PCI_CLASS_SUB_CODE_BRIDGE_SEMI_PCI 0x09 #define PCI_CLASS_SUB_CODE_BRIDGE_INFINIBAND 0x0A #define PCI_CLASS_SUB_CODE_BRIDGE_OTHER 0x80 #define PCI_CLASS_SUB_CODE_COMM_SERIAL 0x00 #define PCI_CLASS_SUB_CODE_COMM_PARALLEL 0x01 #define PCI_CLASS_SUB_CODE_COMM_MULTIPORT 0x02 #define PCI_CLASS_SUB_CODE_COMM_MODEM 0x03 #define PCI_CLASS_SUB_CODE_COMM_GPIB 0x04 #define PCI_CLASS_SUB_CODE_COMM_SMARTCARD 0x05 #define PCI_CLASS_SUB_CODE_COMM_OTHER 0x80 #define PCI_CLASS_SUB_CODE_PERIPHERAL_PIC 0x00 #define PCI_CLASS_SUB_CODE_PERIPHERAL_DMA 0x01 #define PCI_CLASS_SUB_CODE_PERIPHERAL_TIMER 0x02 #define PCI_CLASS_SUB_CODE_PERIPHERAL_RTC 0x03 #define PCI_CLASS_SUB_CODE_PERIPHERAL_HOTPLUG 0x04 #define PCI_CLASS_SUB_CODE_PERIPHERAL_SD 0x05 #define PCI_CLASS_SUB_CODE_PERIPHERAL_OTHER 0x80 #define PCI_CLASS_SUB_CODE_INPUT_KEYBOARD 0x00 #define PCI_CLASS_SUB_CODE_INPUT_DIGITIZER 0x01 #define PCI_CLASS_SUB_CODE_INPUT_MOUSE 0x02 #define PCI_CLASS_SUB_CODE_INPUT_SCANNER 0x03 #define PCI_CLASS_SUB_CODE_INPUT_GAMEPORT 0x04 #define PCI_CLASS_SUB_CODE_INPUT_OTHER 0x80 #define PCI_CLASS_SUB_CODE_DOCKING_GENERIC 0x00 #define PCI_CLASS_SUB_CODE_DOCKING_OTHER 0x80 #define PCI_CLASS_SUB_CODE_PROCESSOR_386 0x00 #define PCI_CLASS_SUB_CODE_PROCESSOR_486 0x01 #define PCI_CLASS_SUB_CODE_PROCESSOR_PENTIUM 0x02 #define PCI_CLASS_SUB_CODE_PROCESSOR_ALPHA 0x10 #define PCI_CLASS_SUB_CODE_PROCESSOR_POWERPC 0x20 #define PCI_CLASS_SUB_CODE_PROCESSOR_MIPS 0x30 #define PCI_CLASS_SUB_CODE_PROCESSOR_COPROC 0x40 #define PCI_CLASS_SUB_CODE_SERIAL_1394 0x00 #define PCI_CLASS_SUB_CODE_SERIAL_ACCESSBUS 0x01 #define PCI_CLASS_SUB_CODE_SERIAL_SSA 0x02 #define PCI_CLASS_SUB_CODE_SERIAL_USB 0x03 #define PCI_CLASS_SUB_CODE_SERIAL_FIBRECHAN 0x04 #define PCI_CLASS_SUB_CODE_SERIAL_SMBUS 0x05 #define PCI_CLASS_SUB_CODE_SERIAL_INFINIBAND 0x06 #define PCI_CLASS_SUB_CODE_SERIAL_IPMI 0x07 #define PCI_CLASS_SUB_CODE_SERIAL_SERCOS 0x08 #define PCI_CLASS_SUB_CODE_SERIAL_CANBUS 0x09 #define PCI_CLASS_SUB_CODE_WIRELESS_IRDA 0x00 #define PCI_CLASS_SUB_CODE_WIRELESS_IR 0x01 #define PCI_CLASS_SUB_CODE_WIRELESS_RF 0x10 #define PCI_CLASS_SUB_CODE_WIRELESS_BLUETOOTH 0x11 #define PCI_CLASS_SUB_CODE_WIRELESS_BROADBAND 0x12 #define PCI_CLASS_SUB_CODE_WIRELESS_80211A 0x20 #define PCI_CLASS_SUB_CODE_WIRELESS_80211B 0x21 #define PCI_CLASS_SUB_CODE_WIRELESS_OTHER 0x80 #define PCI_CLASS_SUB_CODE_I2O_V1_0 0x00 #define PCI_CLASS_SUB_CODE_SATELLITE_TV 0x01 #define PCI_CLASS_SUB_CODE_SATELLITE_AUDIO 0x02 #define PCI_CLASS_SUB_CODE_SATELLITE_VOICE 0x03 #define PCI_CLASS_SUB_CODE_SATELLITE_DATA 0x04 #define PCI_CLASS_SUB_CODE_CRYPTO_NETWORK 0x00 #define PCI_CLASS_SUB_CODE_CRYPTO_ENTERTAINMENT 0x10 #define PCI_CLASS_SUB_CODE_CRYPTO_OTHER 0x80 #define PCI_CLASS_SUB_CODE_DATA_DPIO 0x00 #define PCI_CLASS_SUB_CODE_DATA_PERFCNTR 0x01 #define PCI_CLASS_SUB_CODE_DATA_COMMSYNC 0x10 #define PCI_CLASS_SUB_CODE_DATA_MGMT 0x20 #define PCI_CLASS_SUB_CODE_DATA_OTHER 0x80 |
c609719b8 Initial revision |
178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 |
#define PCI_CACHE_LINE_SIZE 0x0c /* 8 bits */ #define PCI_LATENCY_TIMER 0x0d /* 8 bits */ #define PCI_HEADER_TYPE 0x0e /* 8 bits */ #define PCI_HEADER_TYPE_NORMAL 0 #define PCI_HEADER_TYPE_BRIDGE 1 #define PCI_HEADER_TYPE_CARDBUS 2 #define PCI_BIST 0x0f /* 8 bits */ #define PCI_BIST_CODE_MASK 0x0f /* Return result */ #define PCI_BIST_START 0x40 /* 1 to start BIST, 2 secs or less */ #define PCI_BIST_CAPABLE 0x80 /* 1 if BIST capable */ /* * Base addresses specify locations in memory or I/O space. * Decoded size can be determined by writing a value of * 0xffffffff to the register, and reading it back. Only * 1 bits are decoded. */ #define PCI_BASE_ADDRESS_0 0x10 /* 32 bits */ #define PCI_BASE_ADDRESS_1 0x14 /* 32 bits [htype 0,1 only] */ #define PCI_BASE_ADDRESS_2 0x18 /* 32 bits [htype 0 only] */ #define PCI_BASE_ADDRESS_3 0x1c /* 32 bits */ #define PCI_BASE_ADDRESS_4 0x20 /* 32 bits */ #define PCI_BASE_ADDRESS_5 0x24 /* 32 bits */ #define PCI_BASE_ADDRESS_SPACE 0x01 /* 0 = memory, 1 = I/O */ #define PCI_BASE_ADDRESS_SPACE_IO 0x01 #define PCI_BASE_ADDRESS_SPACE_MEMORY 0x00 #define PCI_BASE_ADDRESS_MEM_TYPE_MASK 0x06 #define PCI_BASE_ADDRESS_MEM_TYPE_32 0x00 /* 32 bit address */ #define PCI_BASE_ADDRESS_MEM_TYPE_1M 0x02 /* Below 1M [obsolete] */ #define PCI_BASE_ADDRESS_MEM_TYPE_64 0x04 /* 64 bit address */ #define PCI_BASE_ADDRESS_MEM_PREFETCH 0x08 /* prefetchable? */ |
30e76d5e3 pci: Allow for PC... |
211 212 |
#define PCI_BASE_ADDRESS_MEM_MASK (~0x0fULL) #define PCI_BASE_ADDRESS_IO_MASK (~0x03ULL) |
c609719b8 Initial revision |
213 |
/* bit 1 is reserved if address_space = 1 */ |
37a1cf9c9 sandbox: pci: Mov... |
214 215 216 |
/* Convert a regsister address (e.g. PCI_BASE_ADDRESS_1) to a bar # (e.g. 1) */ #define pci_offset_to_barnum(offset) \ (((offset) - PCI_BASE_ADDRESS_0) / sizeof(u32)) |
c609719b8 Initial revision |
217 218 219 220 221 222 |
/* Header type 0 (normal devices) */ #define PCI_CARDBUS_CIS 0x28 #define PCI_SUBSYSTEM_VENDOR_ID 0x2c #define PCI_SUBSYSTEM_ID 0x2e #define PCI_ROM_ADDRESS 0x30 /* Bits 31..11 are address, 10..1 reserved */ #define PCI_ROM_ADDRESS_ENABLE 0x01 |
30e76d5e3 pci: Allow for PC... |
223 |
#define PCI_ROM_ADDRESS_MASK (~0x7ffULL) |
c609719b8 Initial revision |
224 225 226 227 228 229 230 231 |
#define PCI_CAPABILITY_LIST 0x34 /* Offset of first capability list entry */ /* 0x35-0x3b are reserved */ #define PCI_INTERRUPT_LINE 0x3c /* 8 bits */ #define PCI_INTERRUPT_PIN 0x3d /* 8 bits */ #define PCI_MIN_GNT 0x3e /* 8 bits */ #define PCI_MAX_LAT 0x3f /* 8 bits */ |
5f48d798e pci: Add a consta... |
232 |
#define PCI_INTERRUPT_LINE_DISABLE 0xff |
c609719b8 Initial revision |
233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 |
/* Header type 1 (PCI-to-PCI bridges) */ #define PCI_PRIMARY_BUS 0x18 /* Primary bus number */ #define PCI_SECONDARY_BUS 0x19 /* Secondary bus number */ #define PCI_SUBORDINATE_BUS 0x1a /* Highest bus number behind the bridge */ #define PCI_SEC_LATENCY_TIMER 0x1b /* Latency timer for secondary interface */ #define PCI_IO_BASE 0x1c /* I/O range behind the bridge */ #define PCI_IO_LIMIT 0x1d #define PCI_IO_RANGE_TYPE_MASK 0x0f /* I/O bridging type */ #define PCI_IO_RANGE_TYPE_16 0x00 #define PCI_IO_RANGE_TYPE_32 0x01 #define PCI_IO_RANGE_MASK ~0x0f #define PCI_SEC_STATUS 0x1e /* Secondary status register, only bit 14 used */ #define PCI_MEMORY_BASE 0x20 /* Memory range behind */ #define PCI_MEMORY_LIMIT 0x22 #define PCI_MEMORY_RANGE_TYPE_MASK 0x0f #define PCI_MEMORY_RANGE_MASK ~0x0f #define PCI_PREF_MEMORY_BASE 0x24 /* Prefetchable memory range behind */ #define PCI_PREF_MEMORY_LIMIT 0x26 #define PCI_PREF_RANGE_TYPE_MASK 0x0f #define PCI_PREF_RANGE_TYPE_32 0x00 #define PCI_PREF_RANGE_TYPE_64 0x01 #define PCI_PREF_RANGE_MASK ~0x0f #define PCI_PREF_BASE_UPPER32 0x28 /* Upper half of prefetchable memory range */ #define PCI_PREF_LIMIT_UPPER32 0x2c #define PCI_IO_BASE_UPPER16 0x30 /* Upper half of I/O addresses */ #define PCI_IO_LIMIT_UPPER16 0x32 /* 0x34 same as for htype 0 */ /* 0x35-0x3b is reserved */ #define PCI_ROM_ADDRESS1 0x38 /* Same as PCI_ROM_ADDRESS, but for htype 1 */ /* 0x3c-0x3d are same as for htype 0 */ #define PCI_BRIDGE_CONTROL 0x3e #define PCI_BRIDGE_CTL_PARITY 0x01 /* Enable parity detection on secondary interface */ #define PCI_BRIDGE_CTL_SERR 0x02 /* The same for SERR forwarding */ #define PCI_BRIDGE_CTL_NO_ISA 0x04 /* Disable bridging of ISA ports */ #define PCI_BRIDGE_CTL_VGA 0x08 /* Forward VGA addresses */ #define PCI_BRIDGE_CTL_MASTER_ABORT 0x20 /* Report master aborts */ #define PCI_BRIDGE_CTL_BUS_RESET 0x40 /* Secondary bus reset */ #define PCI_BRIDGE_CTL_FAST_BACK 0x80 /* Fast Back2Back enabled on secondary interface */ /* Header type 2 (CardBus bridges) */ #define PCI_CB_CAPABILITY_LIST 0x14 /* 0x15 reserved */ #define PCI_CB_SEC_STATUS 0x16 /* Secondary status */ #define PCI_CB_PRIMARY_BUS 0x18 /* PCI bus number */ #define PCI_CB_CARD_BUS 0x19 /* CardBus bus number */ #define PCI_CB_SUBORDINATE_BUS 0x1a /* Subordinate bus number */ #define PCI_CB_LATENCY_TIMER 0x1b /* CardBus latency timer */ #define PCI_CB_MEMORY_BASE_0 0x1c #define PCI_CB_MEMORY_LIMIT_0 0x20 #define PCI_CB_MEMORY_BASE_1 0x24 #define PCI_CB_MEMORY_LIMIT_1 0x28 #define PCI_CB_IO_BASE_0 0x2c #define PCI_CB_IO_BASE_0_HI 0x2e #define PCI_CB_IO_LIMIT_0 0x30 #define PCI_CB_IO_LIMIT_0_HI 0x32 #define PCI_CB_IO_BASE_1 0x34 #define PCI_CB_IO_BASE_1_HI 0x36 #define PCI_CB_IO_LIMIT_1 0x38 #define PCI_CB_IO_LIMIT_1_HI 0x3a #define PCI_CB_IO_RANGE_MASK ~0x03 /* 0x3c-0x3d are same as for htype 0 */ #define PCI_CB_BRIDGE_CONTROL 0x3e #define PCI_CB_BRIDGE_CTL_PARITY 0x01 /* Similar to standard bridge control register */ #define PCI_CB_BRIDGE_CTL_SERR 0x02 #define PCI_CB_BRIDGE_CTL_ISA 0x04 #define PCI_CB_BRIDGE_CTL_VGA 0x08 #define PCI_CB_BRIDGE_CTL_MASTER_ABORT 0x20 #define PCI_CB_BRIDGE_CTL_CB_RESET 0x40 /* CardBus reset */ #define PCI_CB_BRIDGE_CTL_16BIT_INT 0x80 /* Enable interrupt for 16-bit cards */ #define PCI_CB_BRIDGE_CTL_PREFETCH_MEM0 0x100 /* Prefetch enable for both memory regions */ #define PCI_CB_BRIDGE_CTL_PREFETCH_MEM1 0x200 #define PCI_CB_BRIDGE_CTL_POST_WRITES 0x400 #define PCI_CB_SUBSYSTEM_VENDOR_ID 0x40 #define PCI_CB_SUBSYSTEM_ID 0x42 #define PCI_CB_LEGACY_MODE_BASE 0x44 /* 16-bit PC Card legacy mode base address (ExCa) */ /* 0x48-0x7f reserved */ /* Capability lists */ #define PCI_CAP_LIST_ID 0 /* Capability ID */ #define PCI_CAP_ID_PM 0x01 /* Power Management */ #define PCI_CAP_ID_AGP 0x02 /* Accelerated Graphics Port */ #define PCI_CAP_ID_VPD 0x03 /* Vital Product Data */ #define PCI_CAP_ID_SLOTID 0x04 /* Slot Identification */ #define PCI_CAP_ID_MSI 0x05 /* Message Signalled Interrupts */ #define PCI_CAP_ID_CHSWP 0x06 /* CompactPCI HotSwap */ |
5d544f962 pci: Add all know... |
319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 |
#define PCI_CAP_ID_PCIX 0x07 /* PCI-X */ #define PCI_CAP_ID_HT 0x08 /* HyperTransport */ #define PCI_CAP_ID_VNDR 0x09 /* Vendor-Specific */ #define PCI_CAP_ID_DBG 0x0A /* Debug port */ #define PCI_CAP_ID_CCRC 0x0B /* CompactPCI Central Resource Control */ #define PCI_CAP_ID_SHPC 0x0C /* PCI Standard Hot-Plug Controller */ #define PCI_CAP_ID_SSVID 0x0D /* Bridge subsystem vendor/device ID */ #define PCI_CAP_ID_AGP3 0x0E /* AGP Target PCI-PCI bridge */ #define PCI_CAP_ID_SECDEV 0x0F /* Secure Device */ #define PCI_CAP_ID_EXP 0x10 /* PCI Express */ #define PCI_CAP_ID_MSIX 0x11 /* MSI-X */ #define PCI_CAP_ID_SATA 0x12 /* SATA Data/Index Conf. */ #define PCI_CAP_ID_AF 0x13 /* PCI Advanced Features */ #define PCI_CAP_ID_EA 0x14 /* PCI Enhanced Allocation */ #define PCI_CAP_ID_MAX PCI_CAP_ID_EA |
c609719b8 Initial revision |
334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 |
#define PCI_CAP_LIST_NEXT 1 /* Next capability in the list */ #define PCI_CAP_FLAGS 2 /* Capability defined flags (16 bits) */ #define PCI_CAP_SIZEOF 4 /* Power Management Registers */ #define PCI_PM_CAP_VER_MASK 0x0007 /* Version */ #define PCI_PM_CAP_PME_CLOCK 0x0008 /* PME clock required */ #define PCI_PM_CAP_AUX_POWER 0x0010 /* Auxilliary power support */ #define PCI_PM_CAP_DSI 0x0020 /* Device specific initialization */ #define PCI_PM_CAP_D1 0x0200 /* D1 power state support */ #define PCI_PM_CAP_D2 0x0400 /* D2 power state support */ #define PCI_PM_CAP_PME 0x0800 /* PME pin supported */ #define PCI_PM_CTRL 4 /* PM control and status register */ #define PCI_PM_CTRL_STATE_MASK 0x0003 /* Current power state (D0 to D3) */ #define PCI_PM_CTRL_PME_ENABLE 0x0100 /* PME pin enable */ #define PCI_PM_CTRL_DATA_SEL_MASK 0x1e00 /* Data select (??) */ #define PCI_PM_CTRL_DATA_SCALE_MASK 0x6000 /* Data scale (??) */ #define PCI_PM_CTRL_PME_STATUS 0x8000 /* PME pin status */ #define PCI_PM_PPB_EXTENSIONS 6 /* PPB support extensions (??) */ #define PCI_PM_PPB_B2_B3 0x40 /* Stop clock when in D3hot (??) */ #define PCI_PM_BPCC_ENABLE 0x80 /* Bus power/clock control enable (??) */ #define PCI_PM_DATA_REGISTER 7 /* (??) */ #define PCI_PM_SIZEOF 8 /* AGP registers */ #define PCI_AGP_VERSION 2 /* BCD version number */ #define PCI_AGP_RFU 3 /* Rest of capability flags */ #define PCI_AGP_STATUS 4 /* Status register */ #define PCI_AGP_STATUS_RQ_MASK 0xff000000 /* Maximum number of requests - 1 */ #define PCI_AGP_STATUS_SBA 0x0200 /* Sideband addressing supported */ #define PCI_AGP_STATUS_64BIT 0x0020 /* 64-bit addressing supported */ #define PCI_AGP_STATUS_FW 0x0010 /* FW transfers supported */ #define PCI_AGP_STATUS_RATE4 0x0004 /* 4x transfer rate supported */ #define PCI_AGP_STATUS_RATE2 0x0002 /* 2x transfer rate supported */ #define PCI_AGP_STATUS_RATE1 0x0001 /* 1x transfer rate supported */ #define PCI_AGP_COMMAND 8 /* Control register */ #define PCI_AGP_COMMAND_RQ_MASK 0xff000000 /* Master: Maximum number of requests */ #define PCI_AGP_COMMAND_SBA 0x0200 /* Sideband addressing enabled */ #define PCI_AGP_COMMAND_AGP 0x0100 /* Allow processing of AGP transactions */ #define PCI_AGP_COMMAND_64BIT 0x0020 /* Allow processing of 64-bit addresses */ #define PCI_AGP_COMMAND_FW 0x0010 /* Force FW transfers */ #define PCI_AGP_COMMAND_RATE4 0x0004 /* Use 4x rate */ #define PCI_AGP_COMMAND_RATE2 0x0002 /* Use 4x rate */ #define PCI_AGP_COMMAND_RATE1 0x0001 /* Use 4x rate */ #define PCI_AGP_SIZEOF 12 |
f0e6f57f7 * Added PCI-X #de... |
381 382 383 384 385 386 387 |
/* PCI-X registers */ #define PCI_X_CMD_DPERR_E 0x0001 /* Data Parity Error Recovery Enable */ #define PCI_X_CMD_ERO 0x0002 /* Enable Relaxed Ordering */ #define PCI_X_CMD_MAX_READ 0x0000 /* Max Memory Read Byte Count */ #define PCI_X_CMD_MAX_SPLIT 0x0030 /* Max Outstanding Split Transactions */ #define PCI_X_CMD_VERSION(x) (((x) >> 12) & 3) /* Version */ |
c609719b8 Initial revision |
388 389 390 391 392 393 394 395 396 397 398 399 400 401 |
/* Slot Identification */ #define PCI_SID_ESR 2 /* Expansion Slot Register */ #define PCI_SID_ESR_NSLOTS 0x1f /* Number of expansion slots available */ #define PCI_SID_ESR_FIC 0x20 /* First In Chassis Flag */ #define PCI_SID_CHASSIS_NR 3 /* Chassis Number */ /* Message Signalled Interrupts registers */ #define PCI_MSI_FLAGS 2 /* Various flags */ #define PCI_MSI_FLAGS_64BIT 0x80 /* 64-bit addresses allowed */ #define PCI_MSI_FLAGS_QSIZE 0x70 /* Message queue size configured */ #define PCI_MSI_FLAGS_QMASK 0x0e /* Maximum queue size available */ #define PCI_MSI_FLAGS_ENABLE 0x01 /* MSI feature enabled */ |
8781d04f4 pci: pci.h: add m... |
402 |
#define PCI_MSI_FLAGS_MASKBIT 0x0100 /* Per-vector masking capable */ |
c609719b8 Initial revision |
403 404 405 406 407 408 409 410 |
#define PCI_MSI_RFU 3 /* Rest of capability flags */ #define PCI_MSI_ADDRESS_LO 4 /* Lower 32 bits */ #define PCI_MSI_ADDRESS_HI 8 /* Upper 32 bits (if PCI_MSI_FLAGS_64BIT set) */ #define PCI_MSI_DATA_32 8 /* 16 bits of data for 32-bit devices */ #define PCI_MSI_DATA_64 12 /* 16 bits of data for 64-bit devices */ #define PCI_MAX_PCI_DEVICES 32 #define PCI_MAX_PCI_FUNCTIONS 8 |
287df01e6 PCIe:change the m... |
411 412 |
#define PCI_FIND_CAP_TTL 0x48 #define CAP_START_POS 0x40 |
ed5b580b3 drivers/pci: Add ... |
413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 |
/* Extended Capabilities (PCI-X 2.0 and Express) */ #define PCI_EXT_CAP_ID(header) (header & 0x0000ffff) #define PCI_EXT_CAP_VER(header) ((header >> 16) & 0xf) #define PCI_EXT_CAP_NEXT(header) ((header >> 20) & 0xffc) #define PCI_EXT_CAP_ID_ERR 0x01 /* Advanced Error Reporting */ #define PCI_EXT_CAP_ID_VC 0x02 /* Virtual Channel Capability */ #define PCI_EXT_CAP_ID_DSN 0x03 /* Device Serial Number */ #define PCI_EXT_CAP_ID_PWR 0x04 /* Power Budgeting */ #define PCI_EXT_CAP_ID_RCLD 0x05 /* Root Complex Link Declaration */ #define PCI_EXT_CAP_ID_RCILC 0x06 /* Root Complex Internal Link Control */ #define PCI_EXT_CAP_ID_RCEC 0x07 /* Root Complex Event Collector */ #define PCI_EXT_CAP_ID_MFVC 0x08 /* Multi-Function VC Capability */ #define PCI_EXT_CAP_ID_VC9 0x09 /* same as _VC */ #define PCI_EXT_CAP_ID_RCRB 0x0A /* Root Complex RB? */ #define PCI_EXT_CAP_ID_VNDR 0x0B /* Vendor-Specific */ #define PCI_EXT_CAP_ID_CAC 0x0C /* Config Access - obsolete */ #define PCI_EXT_CAP_ID_ACS 0x0D /* Access Control Services */ #define PCI_EXT_CAP_ID_ARI 0x0E /* Alternate Routing ID */ #define PCI_EXT_CAP_ID_ATS 0x0F /* Address Translation Services */ #define PCI_EXT_CAP_ID_SRIOV 0x10 /* Single Root I/O Virtualization */ #define PCI_EXT_CAP_ID_MRIOV 0x11 /* Multi Root I/O Virtualization */ #define PCI_EXT_CAP_ID_MCAST 0x12 /* Multicast */ #define PCI_EXT_CAP_ID_PRI 0x13 /* Page Request Interface */ #define PCI_EXT_CAP_ID_AMD_XXX 0x14 /* Reserved for AMD */ #define PCI_EXT_CAP_ID_REBAR 0x15 /* Resizable BAR */ #define PCI_EXT_CAP_ID_DPA 0x16 /* Dynamic Power Allocation */ #define PCI_EXT_CAP_ID_TPH 0x17 /* TPH Requester */ #define PCI_EXT_CAP_ID_LTR 0x18 /* Latency Tolerance Reporting */ #define PCI_EXT_CAP_ID_SECPCI 0x19 /* Secondary PCIe Capability */ #define PCI_EXT_CAP_ID_PMUX 0x1A /* Protocol Multiplexing */ #define PCI_EXT_CAP_ID_PASID 0x1B /* Process Address Space ID */ |
5d544f962 pci: Add all know... |
445 446 447 448 |
#define PCI_EXT_CAP_ID_DPC 0x1D /* Downstream Port Containment */ #define PCI_EXT_CAP_ID_L1SS 0x1E /* L1 PM Substates */ #define PCI_EXT_CAP_ID_PTM 0x1F /* Precision Time Measurement */ #define PCI_EXT_CAP_ID_MAX PCI_EXT_CAP_ID_PTM |
ed5b580b3 drivers/pci: Add ... |
449 |
|
0b143d8ab drivers: pci: add... |
450 451 452 453 454 455 456 457 458 459 |
/* Enhanced Allocation Registers */ #define PCI_EA_NUM_ENT 2 /* Number of Capability Entries */ #define PCI_EA_NUM_ENT_MASK 0x3f /* Num Entries Mask */ #define PCI_EA_FIRST_ENT 4 /* First EA Entry in List */ #define PCI_EA_ES 0x00000007 /* Entry Size */ #define PCI_EA_BEI 0x000000f0 /* BAR Equivalent Indicator */ /* Base, MaxOffset registers */ /* bit 0 is reserved */ #define PCI_EA_IS_64 0x00000002 /* 64-bit field flag */ #define PCI_EA_FIELD_MASK 0xfffffffc /* For Base & Max Offset */ |
b8e1f8270 drivers: pci: add... |
460 461 462 463 464 |
/* PCI Express capabilities */ #define PCI_EXP_DEVCAP 4 /* Device capabilities */ #define PCI_EXP_DEVCAP_FLR 0x10000000 /* Function Level Reset */ #define PCI_EXP_DEVCTL 8 /* Device Control */ #define PCI_EXP_DEVCTL_BCR_FLR 0x8000 /* Bridge Configuration Retry / FLR */ |
348a4848e pci: add a few AR... |
465 466 467 468 469 470 471 472 473 474 475 476 477 |
#define PCI_EXP_DEVCAP2 36 /* Device Capabilities 2 */ #define PCI_EXP_DEVCAP2_ARI 0x00000020 /* ARI Forwarding Supported */ #define PCI_EXP_DEVCTL2 40 /* Device Control 2 */ #define PCI_EXP_DEVCTL2_ARI 0x0020 /* Alternative Routing-ID */ /* PCI SR-IOV Configuration */ #define PCI_SRIOV_CTRL 8 /* SR-IOV Control Register */ #define PCI_SRIOV_CTRL_VF_EN 0x00000001 /* VF Enable */ #define PCI_SRIOV_CTRL_ARI 0x00000010 /* ARI Capable Hierarchy */ #define PCI_SRIOV_TOTAL_VFS 14 /* TotalVFs */ #define PCI_SRIOV_NUM_VFS 16 /* NumVFs */ #define PCI_SRIOV_VF_OFFSET 20 /* First VF Offset */ #define PCI_SRIOV_VF_STRIDE 22 /* VF Stride */ |
b8e1f8270 drivers: pci: add... |
478 |
|
c609719b8 Initial revision |
479 480 481 |
/* Include the ID list */ #include <pci_ids.h> |
fa5cec032 pci.h: allow incl... |
482 |
#ifndef __ASSEMBLY__ |
6dd4b0143 dm: pci: Move pci... |
483 |
#include <dm/pci.h> |
30e76d5e3 pci: Allow for PC... |
484 485 486 487 |
#ifdef CONFIG_SYS_PCI_64BIT typedef u64 pci_addr_t; typedef u64 pci_size_t; #else |
58fc2b54f pci: definition o... |
488 489 |
typedef unsigned long pci_addr_t; typedef unsigned long pci_size_t; |
30e76d5e3 pci: Allow for PC... |
490 |
#endif |
c609719b8 Initial revision |
491 |
struct pci_region { |
30e76d5e3 pci: Allow for PC... |
492 493 494 495 |
pci_addr_t bus_start; /* Start on the bus */ phys_addr_t phys_start; /* Start in physical address space */ pci_size_t size; /* Size */ unsigned long flags; /* Resource flags */ |
c609719b8 Initial revision |
496 |
|
30e76d5e3 pci: Allow for PC... |
497 |
pci_addr_t bus_lower; |
c609719b8 Initial revision |
498 499 500 501 502 |
}; #define PCI_REGION_MEM 0x00000000 /* PCI memory space */ #define PCI_REGION_IO 0x00000001 /* PCI IO space */ #define PCI_REGION_TYPE 0x00000001 |
a179012e3 Added support for... |
503 |
#define PCI_REGION_PREFETCH 0x00000008 /* prefetchable PCI memory */ |
c609719b8 Initial revision |
504 |
|
ff4e66e93 pci: Rename PCI_R... |
505 |
#define PCI_REGION_SYS_MEMORY 0x00000100 /* System memory */ |
c609719b8 Initial revision |
506 |
#define PCI_REGION_RO 0x00000200 /* Read-only memory */ |
bc3442aae pci: Convert exte... |
507 |
static inline void pci_set_region(struct pci_region *reg, |
30e76d5e3 pci: Allow for PC... |
508 |
pci_addr_t bus_start, |
36f32675f Update pci code t... |
509 |
phys_addr_t phys_start, |
30e76d5e3 pci: Allow for PC... |
510 |
pci_size_t size, |
c609719b8 Initial revision |
511 512 513 514 515 516 517 518 |
unsigned long flags) { reg->bus_start = bus_start; reg->phys_start = phys_start; reg->size = size; reg->flags = flags; } typedef int pci_dev_t; |
ff3e077bd dm: pci: Add a uc... |
519 |
#define PCI_BUS(d) (((d) >> 16) & 0xff) |
2253d648f pci: Add comment ... |
520 521 522 523 524 525 526 527 528 529 |
/* * Please note the difference in DEVFN usage in U-Boot vs Linux. U-Boot * uses DEVFN in bits 15-8 but Linux instead expects DEVFN in bits 7-0. * Please see the Linux header include/uapi/linux/pci.h for more details. * This is relevant for the following macros: * PCI_DEV, PCI_FUNC, PCI_DEVFN * The U-Boot macro PCI_DEV is equivalent to the Linux PCI_SLOT version with * the remark from above (input d in bits 15-8 instead of 7-0. */ |
ff3e077bd dm: pci: Add a uc... |
530 531 532 |
#define PCI_DEV(d) (((d) >> 11) & 0x1f) #define PCI_FUNC(d) (((d) >> 8) & 0x7) #define PCI_DEVFN(d, f) ((d) << 11 | (f) << 8) |
2253d648f pci: Add comment ... |
533 |
|
ff3e077bd dm: pci: Add a uc... |
534 535 536 537 538 |
#define PCI_MASK_BUS(bdf) ((bdf) & 0xffff) #define PCI_ADD_BUS(bus, devfn) (((bus) << 16) | (devfn)) #define PCI_BDF(b, d, f) ((b) << 16 | PCI_DEVFN(d, f)) #define PCI_VENDEV(v, d) (((v) << 16) | (d)) #define PCI_ANY_ID (~0) |
c609719b8 Initial revision |
539 540 |
struct pci_device_id { |
aba929624 dm: pci: Add supp... |
541 542 543 544 |
unsigned int vendor, device; /* Vendor and device ID or PCI_ANY_ID */ unsigned int subvendor, subdevice; /* Subsystem ID's or PCI_ANY_ID */ unsigned int class, class_mask; /* (class,subclass,prog-if) triplet */ unsigned long driver_data; /* Data private to the driver */ |
c609719b8 Initial revision |
545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 |
}; struct pci_controller; struct pci_config_table { unsigned int vendor, device; /* Vendor and device ID or PCI_ANY_ID */ unsigned int class; /* Class ID, or PCI_ANY_ID */ unsigned int bus; /* Bus number, or PCI_ANY_ID */ unsigned int dev; /* Device number, or PCI_ANY_ID */ unsigned int func; /* Function number, or PCI_ANY_ID */ void (*config_device)(struct pci_controller* hose, pci_dev_t dev, struct pci_config_table *); unsigned long priv[3]; }; |
993a22756 Fix bad declarati... |
560 561 |
extern void pci_cfgfunc_do_nothing(struct pci_controller* hose, pci_dev_t dev, struct pci_config_table *); |
c609719b8 Initial revision |
562 563 |
extern void pci_cfgfunc_config_device(struct pci_controller* hose, pci_dev_t dev, struct pci_config_table *); |
62c72995e Revert "pci: Scal... |
564 |
#define MAX_PCI_REGIONS 7 |
c609719b8 Initial revision |
565 |
|
fd6646c0b mpc83xx: Add supp... |
566 |
#define INDIRECT_TYPE_NO_PCIE_LINK 1 |
2206ac248 dm: pci: Allow de... |
567 |
/** |
c609719b8 Initial revision |
568 |
* Structure of a PCI controller (host bridge) |
54fe7b1c1 dm: pci: Add a co... |
569 570 |
* * With driver model this is dev_get_uclass_priv(bus) |
2206ac248 dm: pci: Allow de... |
571 572 573 574 575 576 |
* * @skip_auto_config_until_reloc: true to avoid auto-config until U-Boot has * relocated. Normally if PCI is used before relocation, this happens * before relocation also. Some platforms set up static configuration in * TPL/SPL to reduce code size and boot time, since these phases only know * about a small subset of PCI devices. This is normally false. |
c609719b8 Initial revision |
577 578 |
*/ struct pci_controller { |
ff3e077bd dm: pci: Add a uc... |
579 580 581 |
#ifdef CONFIG_DM_PCI struct udevice *bus; struct udevice *ctlr; |
2206ac248 dm: pci: Allow de... |
582 |
bool skip_auto_config_until_reloc; |
ff3e077bd dm: pci: Add a uc... |
583 |
#else |
c609719b8 Initial revision |
584 |
struct pci_controller *next; |
ff3e077bd dm: pci: Add a uc... |
585 |
#endif |
c609719b8 Initial revision |
586 587 588 589 590 591 |
int first_busno; int last_busno; volatile unsigned int *cfg_addr; volatile unsigned char *cfg_data; |
fd6646c0b mpc83xx: Add supp... |
592 |
int indirect_type; |
aec241dfb dm: pci: Use the ... |
593 594 595 596 597 598 599 600 601 602 |
/* * TODO(sjg@chromium.org): With driver model we use struct * pci_controller for both the controller and any bridge devices * attached to it. But there is only one region list and it is in the * top-level controller. * * This could be changed so that struct pci_controller is only used * for PCI controllers and a separate UCLASS (or perhaps * UCLASS_PCI_GENERIC) is used for bridges. */ |
c609719b8 Initial revision |
603 604 605 606 607 608 |
struct pci_region regions[MAX_PCI_REGIONS]; int region_count; struct pci_config_table *config_table; void (*fixup_irq)(struct pci_controller *, pci_dev_t); |
ff3e077bd dm: pci: Add a uc... |
609 |
#ifndef CONFIG_DM_PCI |
c609719b8 Initial revision |
610 611 612 613 614 615 616 |
/* Low-level architecture-dependent routines */ int (*read_byte)(struct pci_controller*, pci_dev_t, int where, u8 *); int (*read_word)(struct pci_controller*, pci_dev_t, int where, u16 *); int (*read_dword)(struct pci_controller*, pci_dev_t, int where, u32 *); int (*write_byte)(struct pci_controller*, pci_dev_t, int where, u8); int (*write_word)(struct pci_controller*, pci_dev_t, int where, u16); int (*write_dword)(struct pci_controller*, pci_dev_t, int where, u32); |
ff3e077bd dm: pci: Add a uc... |
617 |
#endif |
c609719b8 Initial revision |
618 619 |
/* Used by auto config */ |
a179012e3 Added support for... |
620 |
struct pci_region *pci_mem, *pci_io, *pci_prefetch; |
c609719b8 Initial revision |
621 |
|
ff3e077bd dm: pci: Add a uc... |
622 |
#ifndef CONFIG_DM_PCI |
c7de829c7 * Patch by Thomas... |
623 |
int current_busno; |
10fa8d7c7 mpc83xx: fix pcie... |
624 625 |
void *priv_data; |
ff3e077bd dm: pci: Add a uc... |
626 |
#endif |
c609719b8 Initial revision |
627 |
}; |
ff3e077bd dm: pci: Add a uc... |
628 |
#ifndef CONFIG_DM_PCI |
bc3442aae pci: Convert exte... |
629 |
static inline void pci_set_ops(struct pci_controller *hose, |
c609719b8 Initial revision |
630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 |
int (*read_byte)(struct pci_controller*, pci_dev_t, int where, u8 *), int (*read_word)(struct pci_controller*, pci_dev_t, int where, u16 *), int (*read_dword)(struct pci_controller*, pci_dev_t, int where, u32 *), int (*write_byte)(struct pci_controller*, pci_dev_t, int where, u8), int (*write_word)(struct pci_controller*, pci_dev_t, int where, u16), int (*write_dword)(struct pci_controller*, pci_dev_t, int where, u32)) { hose->read_byte = read_byte; hose->read_word = read_word; hose->read_dword = read_dword; hose->write_byte = write_byte; hose->write_word = write_word; hose->write_dword = write_dword; } |
ff3e077bd dm: pci: Add a uc... |
649 |
#endif |
c609719b8 Initial revision |
650 |
|
842033e69 pci: introduce CO... |
651 |
#ifdef CONFIG_PCI_INDIRECT_BRIDGE |
c609719b8 Initial revision |
652 |
extern void pci_setup_indirect(struct pci_controller* hose, u32 cfg_addr, u32 cfg_data); |
842033e69 pci: introduce CO... |
653 |
#endif |
c609719b8 Initial revision |
654 |
|
7e78b9ef2 dm: pci: Switch t... |
655 |
#if !defined(CONFIG_DM_PCI) || defined(CONFIG_DM_PCI_COMPAT) |
36f32675f Update pci code t... |
656 |
extern phys_addr_t pci_hose_bus_to_phys(struct pci_controller* hose, |
30e76d5e3 pci: Allow for PC... |
657 658 659 |
pci_addr_t addr, unsigned long flags); extern pci_addr_t pci_hose_phys_to_bus(struct pci_controller* hose, phys_addr_t addr, unsigned long flags); |
c609719b8 Initial revision |
660 661 662 663 664 |
#define pci_phys_to_bus(dev, addr, flags) \ pci_hose_phys_to_bus(pci_bus_to_hose(PCI_BUS(dev)), (addr), (flags)) #define pci_bus_to_phys(dev, addr, flags) \ pci_hose_bus_to_phys(pci_bus_to_hose(PCI_BUS(dev)), (addr), (flags)) |
6e61fae4d drivers/pci: Crea... |
665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 |
#define pci_virt_to_bus(dev, addr, flags) \ pci_hose_phys_to_bus(pci_bus_to_hose(PCI_BUS(dev)), \ (virt_to_phys(addr)), (flags)) #define pci_bus_to_virt(dev, addr, flags, len, map_flags) \ map_physmem(pci_hose_bus_to_phys(pci_bus_to_hose(PCI_BUS(dev)), \ (addr), (flags)), \ (len), (map_flags)) #define pci_phys_to_mem(dev, addr) \ pci_phys_to_bus((dev), (addr), PCI_REGION_MEM) #define pci_mem_to_phys(dev, addr) \ pci_bus_to_phys((dev), (addr), PCI_REGION_MEM) #define pci_phys_to_io(dev, addr) pci_phys_to_bus((dev), (addr), PCI_REGION_IO) #define pci_io_to_phys(dev, addr) pci_bus_to_phys((dev), (addr), PCI_REGION_IO) #define pci_virt_to_mem(dev, addr) \ pci_virt_to_bus((dev), (addr), PCI_REGION_MEM) #define pci_mem_to_virt(dev, addr, len, map_flags) \ pci_bus_to_virt((dev), (addr), PCI_REGION_MEM, (len), (map_flags)) #define pci_virt_to_io(dev, addr) \ pci_virt_to_bus((dev), (addr), PCI_REGION_IO) #define pci_io_to_virt(dev, addr, len, map_flags) \ pci_bus_to_virt((dev), (addr), PCI_REGION_IO, (len), (map_flags)) |
c609719b8 Initial revision |
688 |
|
dc5740df7 dm: pci: Add a co... |
689 |
/* For driver model these are defined in macros in pci_compat.c */ |
c609719b8 Initial revision |
690 691 692 693 694 695 696 697 698 699 700 701 |
extern int pci_hose_read_config_byte(struct pci_controller *hose, pci_dev_t dev, int where, u8 *val); extern int pci_hose_read_config_word(struct pci_controller *hose, pci_dev_t dev, int where, u16 *val); extern int pci_hose_read_config_dword(struct pci_controller *hose, pci_dev_t dev, int where, u32 *val); extern int pci_hose_write_config_byte(struct pci_controller *hose, pci_dev_t dev, int where, u8 val); extern int pci_hose_write_config_word(struct pci_controller *hose, pci_dev_t dev, int where, u16 val); extern int pci_hose_write_config_dword(struct pci_controller *hose, pci_dev_t dev, int where, u32 val); |
3ba5f74a5 dm: pci: Disable ... |
702 |
#endif |
c609719b8 Initial revision |
703 |
|
ff3e077bd dm: pci: Add a uc... |
704 |
#ifndef CONFIG_DM_PCI |
c609719b8 Initial revision |
705 706 707 708 709 710 |
extern int pci_read_config_byte(pci_dev_t dev, int where, u8 *val); extern int pci_read_config_word(pci_dev_t dev, int where, u16 *val); extern int pci_read_config_dword(pci_dev_t dev, int where, u32 *val); extern int pci_write_config_byte(pci_dev_t dev, int where, u8 val); extern int pci_write_config_word(pci_dev_t dev, int where, u16 val); extern int pci_write_config_dword(pci_dev_t dev, int where, u32 val); |
ff3e077bd dm: pci: Add a uc... |
711 |
#endif |
c609719b8 Initial revision |
712 |
|
3ba5f74a5 dm: pci: Disable ... |
713 714 715 |
void pciauto_region_init(struct pci_region *res); void pciauto_region_align(struct pci_region *res, pci_size_t size); void pciauto_config_init(struct pci_controller *hose); |
5ce9aca8a PCI: Document pci... |
716 717 718 719 720 721 722 723 724 725 726 727 728 |
/** * pciauto_region_allocate() - Allocate resources from a PCI resource region * * Allocates @size bytes from the PCI resource @res. If @supports_64bit is * false, the result will be guaranteed to fit in 32 bits. * * @res: PCI region to allocate from * @size: Amount of bytes to allocate * @bar: Returns the PCI bus address of the allocated resource * @supports_64bit: Whether to allow allocations above the 32-bit boundary * @return 0 if successful, -1 on failure */ |
3ba5f74a5 dm: pci: Disable ... |
729 |
int pciauto_region_allocate(struct pci_region *res, pci_size_t size, |
d71975ae6 PCI: autoconfig: ... |
730 |
pci_addr_t *bar, bool supports_64bit); |
3ba5f74a5 dm: pci: Disable ... |
731 732 |
#if !defined(CONFIG_DM_PCI) || defined(CONFIG_DM_PCI_COMPAT) |
c609719b8 Initial revision |
733 734 735 736 737 738 739 740 |
extern int pci_hose_read_config_byte_via_dword(struct pci_controller *hose, pci_dev_t dev, int where, u8 *val); extern int pci_hose_read_config_word_via_dword(struct pci_controller *hose, pci_dev_t dev, int where, u16 *val); extern int pci_hose_write_config_byte_via_dword(struct pci_controller *hose, pci_dev_t dev, int where, u8 val); extern int pci_hose_write_config_word_via_dword(struct pci_controller *hose, pci_dev_t dev, int where, u16 val); |
6e61fae4d drivers/pci: Crea... |
741 |
extern void *pci_map_bar(pci_dev_t pdev, int bar, int flags); |
c609719b8 Initial revision |
742 743 |
extern void pci_register_hose(struct pci_controller* hose); extern struct pci_controller* pci_bus_to_hose(int bus); |
3a0e3c27a powerpc/fsl-pci: ... |
744 |
extern struct pci_controller *find_hose_by_cfg_addr(void *cfg_addr); |
eeb5b1ad8 pci: make pci_get... |
745 |
extern struct pci_controller *pci_get_hose_head(void); |
c609719b8 Initial revision |
746 |
|
4efe52bf2 pci: Honour pci_s... |
747 |
extern int pci_skip_dev(struct pci_controller *hose, pci_dev_t dev); |
c609719b8 Initial revision |
748 749 |
extern int pci_hose_scan(struct pci_controller *hose); extern int pci_hose_scan_bus(struct pci_controller *hose, int bus); |
c609719b8 Initial revision |
750 751 752 |
extern void pciauto_setup_device(struct pci_controller *hose, pci_dev_t dev, int bars_num, struct pci_region *mem, |
a179012e3 Added support for... |
753 |
struct pci_region *prefetch, |
c609719b8 Initial revision |
754 |
struct pci_region *io); |
a3a707257 pci: declare pcia... |
755 756 757 758 |
extern void pciauto_prescan_setup_bridge(struct pci_controller *hose, pci_dev_t dev, int sub_bus); extern void pciauto_postscan_setup_bridge(struct pci_controller *hose, pci_dev_t dev, int sub_bus); |
a3a707257 pci: declare pcia... |
759 |
extern int pciauto_config_device(struct pci_controller *hose, pci_dev_t dev); |
c609719b8 Initial revision |
760 761 762 |
extern pci_dev_t pci_find_device (unsigned int vendor, unsigned int device, int index); extern pci_dev_t pci_find_devices (struct pci_device_id *ids, int index); |
250e039da pci: Add a functi... |
763 |
pci_dev_t pci_find_class(unsigned int find_class, int index); |
c609719b8 Initial revision |
764 |
|
287df01e6 PCIe:change the m... |
765 766 767 768 769 770 |
extern int pci_hose_find_capability(struct pci_controller *hose, pci_dev_t dev, int cap); extern int pci_hose_find_cap_start(struct pci_controller *hose, pci_dev_t dev, u8 hdr_type); extern int pci_find_cap(struct pci_controller *hose, pci_dev_t dev, int pos, int cap); |
ed5b580b3 drivers/pci: Add ... |
771 772 773 774 |
int pci_find_next_ext_capability(struct pci_controller *hose, pci_dev_t dev, int start, int cap); int pci_hose_find_ext_capability(struct pci_controller *hose, pci_dev_t dev, int cap); |
0991866cf pci: add support ... |
775 776 777 778 779 780 |
#ifdef CONFIG_PCI_FIXUP_DEV extern void board_pci_fixup_dev(struct pci_controller *hose, pci_dev_t dev, unsigned short vendor, unsigned short device, unsigned short class); #endif |
3ba5f74a5 dm: pci: Disable ... |
781 |
#endif /* !defined(CONFIG_DM_PCI) || defined(CONFIG_DM_PCI_COMPAT) */ |
0991866cf pci: add support ... |
782 |
|
983eb9d16 pci: Clean up PCI... |
783 |
const char * pci_class_str(u8 class); |
cc2a8c775 PCI: Add pci_last... |
784 |
int pci_last_busno(void); |
13a7fcdf3 * Fix a bunch of ... |
785 786 787 |
#ifdef CONFIG_MPC85xx extern void pci_mpc85xx_init (struct pci_controller *hose); #endif |
fa5cec032 pci.h: allow incl... |
788 |
|
6ecbe1375 drivers: pci: imx... |
789 790 791 |
#ifdef CONFIG_PCIE_IMX extern void imx_pcie_remove(void); #endif |
3ba5f74a5 dm: pci: Disable ... |
792 |
#if !defined(CONFIG_DM_PCI) || defined(CONFIG_DM_PCI_COMPAT) |
e8a552eb6 pci: Add function... |
793 794 795 |
/** * pci_write_bar32() - Write the address of a BAR including control bits * |
9d731c82f dm: pci: Add a fu... |
796 797 798 |
* This writes a raw address (with control bits) to a bar. This can be used * with devices which require hard-coded addresses, not part of the normal * PCI enumeration process. |
e8a552eb6 pci: Add function... |
799 800 801 802 803 804 805 |
* * @hose: PCI hose to use * @dev: PCI device to update * @barnum: BAR number (0-5) * @addr: BAR address with control bits */ void pci_write_bar32(struct pci_controller *hose, pci_dev_t dev, int barnum, |
9d731c82f dm: pci: Add a fu... |
806 |
u32 addr); |
e8a552eb6 pci: Add function... |
807 808 809 810 811 812 813 814 815 816 |
/** * pci_read_bar32() - read the address of a bar * * @hose: PCI hose to use * @dev: PCI device to inspect * @barnum: BAR number (0-5) * @return address of the bar, masking out any control bits * */ u32 pci_read_bar32(struct pci_controller *hose, pci_dev_t dev, int barnum); |
4a2708a09 x86: Access the V... |
817 |
/** |
aab6724c9 dm: pci: Move com... |
818 819 820 821 822 823 824 825 826 827 828 829 |
* pci_hose_find_devices() - Find devices by vendor/device ID * * @hose: PCI hose to search * @busnum: Bus number to search * @ids: PCI vendor/device IDs to look for, terminated by 0, 0 record * @indexp: Pointer to device index to find. To find the first matching * device, pass 0; to find the second, pass 1, etc. This * parameter is decremented for each non-matching device so * can be called repeatedly. */ pci_dev_t pci_hose_find_devices(struct pci_controller *hose, int busnum, struct pci_device_id *ids, int *indexp); |
3ba5f74a5 dm: pci: Disable ... |
830 |
#endif /* !CONFIG_DM_PCI || CONFIG_DM_PCI_COMPAT */ |
aab6724c9 dm: pci: Move com... |
831 |
|
ff3e077bd dm: pci: Add a uc... |
832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 |
/* Access sizes for PCI reads and writes */ enum pci_size_t { PCI_SIZE_8, PCI_SIZE_16, PCI_SIZE_32, }; struct udevice; #ifdef CONFIG_DM_PCI /** * struct pci_child_platdata - information stored about each PCI device * * Every device on a PCI bus has this per-child data. * |
7d38db55f pci: Fix comment ... |
847 |
* It can be accessed using dev_get_parent_platdata(dev) if dev->parent is a |
ff3e077bd dm: pci: Add a uc... |
848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 |
* PCI bus (i.e. UCLASS_PCI) * * @devfn: Encoded device and function index - see PCI_DEVFN() * @vendor: PCI vendor ID (see pci_ids.h) * @device: PCI device ID (see pci_ids.h) * @class: PCI class, 3 bytes: (base, sub, prog-if) */ struct pci_child_platdata { int devfn; unsigned short vendor; unsigned short device; unsigned int class; }; /* PCI bus operations */ struct dm_pci_ops { /** * read_config() - Read a PCI configuration value * * PCI buses must support reading and writing configuration values * so that the bus can be scanned and its devices configured. * * Normally PCI_BUS(@bdf) is the same as @bus->seq, but not always. * If bridges exist it is possible to use the top-level bus to * access a sub-bus. In that case @bus will be the top-level bus * and PCI_BUS(bdf) will be a different (higher) value * * @bus: Bus to read from * @bdf: Bus, device and function to read * @offset: Byte offset within the device's configuration space * @valuep: Place to put the returned value * @size: Access size * @return 0 if OK, -ve on error */ |
c4e72c4ad dm: pci: Update t... |
882 883 |
int (*read_config)(const struct udevice *bus, pci_dev_t bdf, uint offset, ulong *valuep, enum pci_size_t size); |
ff3e077bd dm: pci: Add a uc... |
884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 |
/** * write_config() - Write a PCI configuration value * * @bus: Bus to write to * @bdf: Bus, device and function to write * @offset: Byte offset within the device's configuration space * @value: Value to write * @size: Access size * @return 0 if OK, -ve on error */ int (*write_config)(struct udevice *bus, pci_dev_t bdf, uint offset, ulong value, enum pci_size_t size); }; /* Get access to a PCI bus' operations */ #define pci_get_ops(dev) ((struct dm_pci_ops *)(dev)->driver->ops) /** |
21ccce1ba dm: pci: Add a dm... |
902 |
* dm_pci_get_bdf() - Get the BDF value for a device |
4b515e4fc dm: pci: Add a fu... |
903 904 905 906 |
* * @dev: Device to check * @return bus/device/function value (see PCI_BDF()) */ |
194fca913 dm: pci: Update a... |
907 |
pci_dev_t dm_pci_get_bdf(const struct udevice *dev); |
4b515e4fc dm: pci: Add a fu... |
908 909 |
/** |
ff3e077bd dm: pci: Add a uc... |
910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 |
* pci_bind_bus_devices() - scan a PCI bus and bind devices * * Scan a PCI bus looking for devices. Bind each one that is found. If * devices are already bound that match the scanned devices, just update the * child data so that the device can be used correctly (this happens when * the device tree describes devices we expect to see on the bus). * * Devices that are bound in this way will use a generic PCI driver which * does nothing. The device can still be accessed but will not provide any * driver interface. * * @bus: Bus containing devices to bind * @return 0 if OK, -ve on error */ int pci_bind_bus_devices(struct udevice *bus); /** * pci_auto_config_devices() - configure bus devices ready for use * * This works through all devices on a bus by scanning the driver model * data structures (normally these have been set up by pci_bind_bus_devices() * earlier). * * Space is allocated for each PCI base address register (BAR) so that the * devices are mapped into memory and I/O space ready for use. * * @bus: Bus containing devices to bind * @return 0 if OK, -ve on error */ int pci_auto_config_devices(struct udevice *bus); /** |
f3f1faefc dm: pci: Add a dm... |
942 |
* dm_pci_bus_find_bdf() - Find a device given its PCI bus address |
ff3e077bd dm: pci: Add a uc... |
943 944 945 946 947 |
* * @bdf: PCI device address: bus, device and function -see PCI_BDF() * @devp: Returns the device for this address, if found * @return 0 if OK, -ENODEV if not found */ |
f3f1faefc dm: pci: Add a dm... |
948 |
int dm_pci_bus_find_bdf(pci_dev_t bdf, struct udevice **devp); |
ff3e077bd dm: pci: Add a uc... |
949 950 951 952 953 954 955 956 |
/** * pci_bus_find_devfn() - Find a device on a bus * * @find_devfn: PCI device address (device and function only) * @devp: Returns the device for this address, if found * @return 0 if OK, -ENODEV if not found */ |
c4e72c4ad dm: pci: Update t... |
957 |
int pci_bus_find_devfn(const struct udevice *bus, pci_dev_t find_devfn, |
ff3e077bd dm: pci: Add a uc... |
958 959 960 |
struct udevice **devp); /** |
76c3fbcd3 dm: pci: Add a wa... |
961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 |
* pci_find_first_device() - return the first available PCI device * * This function and pci_find_first_device() allow iteration through all * available PCI devices on all buses. Assuming there are any, this will * return the first one. * * @devp: Set to the first available device, or NULL if no more are left * or we got an error * @return 0 if all is OK, -ve on error (e.g. a bus/bridge failed to probe) */ int pci_find_first_device(struct udevice **devp); /** * pci_find_next_device() - return the next available PCI device * * Finds the next available PCI device after the one supplied, or sets @devp * to NULL if there are no more. * * @devp: On entry, the last device returned. Set to the next available * device, or NULL if no more are left or we got an error * @return 0 if all is OK, -ve on error (e.g. a bus/bridge failed to probe) */ int pci_find_next_device(struct udevice **devp); /** |
ff3e077bd dm: pci: Add a uc... |
986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 |
* pci_get_ff() - Returns a mask for the given access size * * @size: Access size * @return 0xff for PCI_SIZE_8, 0xffff for PCI_SIZE_16, 0xffffffff for * PCI_SIZE_32 */ int pci_get_ff(enum pci_size_t size); /** * pci_bus_find_devices () - Find devices on a bus * * @bus: Bus to search * @ids: PCI vendor/device IDs to look for, terminated by 0, 0 record * @indexp: Pointer to device index to find. To find the first matching * device, pass 0; to find the second, pass 1, etc. This * parameter is decremented for each non-matching device so * can be called repeatedly. * @devp: Returns matching device if found * @return 0 if found, -ENODEV if not */ int pci_bus_find_devices(struct udevice *bus, struct pci_device_id *ids, int *indexp, struct udevice **devp); /** * pci_find_device_id() - Find a device on any bus * * @ids: PCI vendor/device IDs to look for, terminated by 0, 0 record * @index: Index number of device to find, 0 for the first match, 1 for * the second, etc. * @devp: Returns matching device if found * @return 0 if found, -ENODEV if not */ int pci_find_device_id(struct pci_device_id *ids, int index, struct udevice **devp); /** * dm_pci_hose_probe_bus() - probe a subordinate bus, scanning it for devices * * This probes the given bus which causes it to be scanned for devices. The * devices will be bound but not probed. * * @hose specifies the PCI hose that will be used for the scan. This is * always a top-level bus with uclass UCLASS_PCI. The bus to scan is * in @bdf, and is a subordinate bus reachable from @hose. * * @hose: PCI hose to scan * @bdf: PCI bus address to scan (PCI_BUS(bdf) is the bus number) * @return 0 if OK, -ve on error */ |
5e23b8b4a dm: pci: Use driv... |
1035 |
int dm_pci_hose_probe_bus(struct udevice *bus); |
ff3e077bd dm: pci: Add a uc... |
1036 1037 1038 1039 1040 1041 1042 1043 1044 |
/** * pci_bus_read_config() - Read a configuration value from a device * * TODO(sjg@chromium.org): We should be able to pass just a device and have * it do the right thing. It would be good to have that function also. * * @bus: Bus to read from * @bdf: PCI device address: bus, device and function -see PCI_BDF() |
4974a6ff0 pci: Correct a fe... |
1045 |
* @offset: Register offset to read |
ff3e077bd dm: pci: Add a uc... |
1046 1047 1048 1049 |
* @valuep: Place to put the returned value * @size: Access size * @return 0 if OK, -ve on error */ |
194fca913 dm: pci: Update a... |
1050 |
int pci_bus_read_config(const struct udevice *bus, pci_dev_t bdf, int offset, |
ff3e077bd dm: pci: Add a uc... |
1051 1052 1053 1054 1055 1056 1057 |
unsigned long *valuep, enum pci_size_t size); /** * pci_bus_write_config() - Write a configuration value to a device * * @bus: Bus to write from * @bdf: PCI device address: bus, device and function -see PCI_BDF() |
4974a6ff0 pci: Correct a fe... |
1058 |
* @offset: Register offset to write |
ff3e077bd dm: pci: Add a uc... |
1059 1060 1061 1062 1063 1064 |
* @value: Value to write * @size: Access size * @return 0 if OK, -ve on error */ int pci_bus_write_config(struct udevice *bus, pci_dev_t bdf, int offset, unsigned long value, enum pci_size_t size); |
66afb4ed9 dm: pci: Provide ... |
1065 |
/** |
319dba1f4 pci: Add function... |
1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 |
* pci_bus_clrset_config32() - Update a configuration value for a device * * The register at @offset is updated to (oldvalue & ~clr) | set. * * @bus: Bus to access * @bdf: PCI device address: bus, device and function -see PCI_BDF() * @offset: Register offset to update * @clr: Bits to clear * @set: Bits to set * @return 0 if OK, -ve on error */ int pci_bus_clrset_config32(struct udevice *bus, pci_dev_t bdf, int offset, u32 clr, u32 set); /** |
66afb4ed9 dm: pci: Provide ... |
1081 1082 1083 |
* Driver model PCI config access functions. Use these in preference to others * when you have a valid device */ |
194fca913 dm: pci: Update a... |
1084 1085 |
int dm_pci_read_config(const struct udevice *dev, int offset, unsigned long *valuep, enum pci_size_t size); |
66afb4ed9 dm: pci: Provide ... |
1086 |
|
194fca913 dm: pci: Update a... |
1087 1088 1089 |
int dm_pci_read_config8(const struct udevice *dev, int offset, u8 *valuep); int dm_pci_read_config16(const struct udevice *dev, int offset, u16 *valuep); int dm_pci_read_config32(const struct udevice *dev, int offset, u32 *valuep); |
66afb4ed9 dm: pci: Provide ... |
1090 1091 1092 1093 1094 1095 1096 |
int dm_pci_write_config(struct udevice *dev, int offset, unsigned long value, enum pci_size_t size); int dm_pci_write_config8(struct udevice *dev, int offset, u8 value); int dm_pci_write_config16(struct udevice *dev, int offset, u16 value); int dm_pci_write_config32(struct udevice *dev, int offset, u32 value); |
319dba1f4 pci: Add function... |
1097 1098 1099 1100 1101 1102 1103 |
/** * These permit convenient read/modify/write on PCI configuration. The * register is updated to (oldvalue & ~clr) | set. */ int dm_pci_clrset_config8(struct udevice *dev, int offset, u32 clr, u32 set); int dm_pci_clrset_config16(struct udevice *dev, int offset, u32 clr, u32 set); int dm_pci_clrset_config32(struct udevice *dev, int offset, u32 clr, u32 set); |
ff3e077bd dm: pci: Add a uc... |
1104 1105 1106 1107 1108 1109 |
/* * The following functions provide access to the above without needing the * size parameter. We are trying to encourage the use of the 8/16/32-style * functions, rather than byte/word/dword. But both are supported. */ int pci_write_config32(pci_dev_t pcidev, int offset, u32 value); |
308143eff dm: pci: Add miss... |
1110 1111 1112 1113 1114 |
int pci_write_config16(pci_dev_t pcidev, int offset, u16 value); int pci_write_config8(pci_dev_t pcidev, int offset, u8 value); int pci_read_config32(pci_dev_t pcidev, int offset, u32 *valuep); int pci_read_config16(pci_dev_t pcidev, int offset, u16 *valuep); int pci_read_config8(pci_dev_t pcidev, int offset, u8 *valuep); |
ff3e077bd dm: pci: Add a uc... |
1115 |
|
badb99220 pci: Add helper f... |
1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 |
/** * pci_generic_mmap_write_config() - Generic helper for writing to * memory-mapped PCI configuration space. * @bus: Pointer to the PCI bus * @addr_f: Callback for calculating the config space address * @bdf: Identifies the PCI device to access * @offset: The offset into the device's configuration space * @value: The value to write * @size: Indicates the size of access to perform * * Write the value @value of size @size from offset @offset within the * configuration space of the device identified by the bus, device & function * numbers in @bdf on the PCI bus @bus. The callback function @addr_f is * responsible for calculating the CPU address of the respective configuration * space offset. * * Return: 0 on success, else -EINVAL */ int pci_generic_mmap_write_config( |
c4e72c4ad dm: pci: Update t... |
1135 1136 1137 |
const struct udevice *bus, int (*addr_f)(const struct udevice *bus, pci_dev_t bdf, uint offset, void **addrp), |
badb99220 pci: Add helper f... |
1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 |
pci_dev_t bdf, uint offset, ulong value, enum pci_size_t size); /** * pci_generic_mmap_read_config() - Generic helper for reading from * memory-mapped PCI configuration space. * @bus: Pointer to the PCI bus * @addr_f: Callback for calculating the config space address * @bdf: Identifies the PCI device to access * @offset: The offset into the device's configuration space * @valuep: A pointer at which to store the read value * @size: Indicates the size of access to perform * * Read a value of size @size from offset @offset within the configuration * space of the device identified by the bus, device & function numbers in @bdf * on the PCI bus @bus. The callback function @addr_f is responsible for * calculating the CPU address of the respective configuration space offset. * * Return: 0 on success, else -EINVAL */ int pci_generic_mmap_read_config( |
c4e72c4ad dm: pci: Update t... |
1161 1162 1163 |
const struct udevice *bus, int (*addr_f)(const struct udevice *bus, pci_dev_t bdf, uint offset, void **addrp), |
badb99220 pci: Add helper f... |
1164 1165 1166 1167 |
pci_dev_t bdf, uint offset, ulong *valuep, enum pci_size_t size); |
3ba5f74a5 dm: pci: Disable ... |
1168 |
#ifdef CONFIG_DM_PCI_COMPAT |
ff3e077bd dm: pci: Add a uc... |
1169 1170 1171 1172 1173 1174 |
/* Compatibility with old naming */ static inline int pci_write_config_dword(pci_dev_t pcidev, int offset, u32 value) { return pci_write_config32(pcidev, offset, value); } |
ff3e077bd dm: pci: Add a uc... |
1175 1176 1177 1178 1179 1180 |
/* Compatibility with old naming */ static inline int pci_write_config_word(pci_dev_t pcidev, int offset, u16 value) { return pci_write_config16(pcidev, offset, value); } |
ff3e077bd dm: pci: Add a uc... |
1181 1182 1183 1184 1185 1186 |
/* Compatibility with old naming */ static inline int pci_write_config_byte(pci_dev_t pcidev, int offset, u8 value) { return pci_write_config8(pcidev, offset, value); } |
ff3e077bd dm: pci: Add a uc... |
1187 1188 1189 1190 1191 1192 |
/* Compatibility with old naming */ static inline int pci_read_config_dword(pci_dev_t pcidev, int offset, u32 *valuep) { return pci_read_config32(pcidev, offset, valuep); } |
ff3e077bd dm: pci: Add a uc... |
1193 1194 1195 1196 1197 1198 |
/* Compatibility with old naming */ static inline int pci_read_config_word(pci_dev_t pcidev, int offset, u16 *valuep) { return pci_read_config16(pcidev, offset, valuep); } |
ff3e077bd dm: pci: Add a uc... |
1199 1200 1201 1202 1203 1204 |
/* Compatibility with old naming */ static inline int pci_read_config_byte(pci_dev_t pcidev, int offset, u8 *valuep) { return pci_read_config8(pcidev, offset, valuep); } |
3ba5f74a5 dm: pci: Disable ... |
1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 |
#endif /* CONFIG_DM_PCI_COMPAT */ /** * dm_pciauto_config_device() - configure a device ready for use * * Space is allocated for each PCI base address register (BAR) so that the * devices are mapped into memory and I/O space ready for use. * * @dev: Device to configure * @return 0 if OK, -ve on error */ int dm_pciauto_config_device(struct udevice *dev); |
36d0d3b4b dm: sandbox: pci:... |
1217 |
/** |
9289db6c6 dm: pci: Add func... |
1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 |
* pci_conv_32_to_size() - convert a 32-bit read value to the given size * * Some PCI buses must always perform 32-bit reads. The data must then be * shifted and masked to reflect the required access size and offset. This * function performs this transformation. * * @value: Value to transform (32-bit value read from @offset & ~3) * @offset: Register offset that was read * @size: Required size of the result * @return the value that would have been obtained if the read had been * performed at the given offset with the correct size */ ulong pci_conv_32_to_size(ulong value, uint offset, enum pci_size_t size); /** * pci_conv_size_to_32() - update a 32-bit value to prepare for a write * * Some PCI buses must always perform 32-bit writes. To emulate a smaller * write the old 32-bit data must be read, updated with the required new data * and written back as a 32-bit value. This function performs the * transformation from the old value to the new value. * * @value: Value to transform (32-bit value read from @offset & ~3) * @offset: Register offset that should be written * @size: Required size of the write * @return the value that should be written as a 32-bit access to @offset & ~3. */ ulong pci_conv_size_to_32(ulong old, ulong value, uint offset, enum pci_size_t size); /** |
9f60fb0db dm: pci: Add a fu... |
1249 1250 1251 1252 1253 1254 1255 1256 |
* pci_get_controller() - obtain the controller to use for a bus * * @dev: Device to check * @return pointer to the controller device for this bus */ struct udevice *pci_get_controller(struct udevice *dev); /** |
f9260336d dm: pci: Add a fu... |
1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 |
* pci_get_regions() - obtain pointers to all the region types * * @dev: Device to check * @iop: Returns a pointer to the I/O region, or NULL if none * @memp: Returns a pointer to the memory region, or NULL if none * @prefp: Returns a pointer to the pre-fetch region, or NULL if none * @return the number of non-NULL regions returned, normally 3 */ int pci_get_regions(struct udevice *dev, struct pci_region **iop, struct pci_region **memp, struct pci_region **prefp); /** |
9d731c82f dm: pci: Add a fu... |
1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 |
* dm_pci_write_bar32() - Write the address of a BAR * * This writes a raw address to a bar * * @dev: PCI device to update * @barnum: BAR number (0-5) * @addr: BAR address */ void dm_pci_write_bar32(struct udevice *dev, int barnum, u32 addr); /** |
bab17cf14 dm: pci: Add a fu... |
1280 1281 1282 1283 1284 1285 |
* dm_pci_read_bar32() - read a base address register from a device * * @dev: Device to check * @barnum: Bar number to read (numbered from 0) * @return: value of BAR */ |
194fca913 dm: pci: Update a... |
1286 |
u32 dm_pci_read_bar32(const struct udevice *dev, int barnum); |
bab17cf14 dm: pci: Add a fu... |
1287 1288 |
/** |
21d1fe7ec dm: pci: Add driv... |
1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 |
* dm_pci_bus_to_phys() - convert a PCI bus address to a physical address * * @dev: Device containing the PCI address * @addr: PCI address to convert * @flags: Flags for the region type (PCI_REGION_...) * @return physical address corresponding to that PCI bus address */ phys_addr_t dm_pci_bus_to_phys(struct udevice *dev, pci_addr_t addr, unsigned long flags); /** * dm_pci_phys_to_bus() - convert a physical address to a PCI bus address * * @dev: Device containing the bus address * @addr: Physical address to convert * @flags: Flags for the region type (PCI_REGION_...) * @return PCI bus address corresponding to that physical address */ pci_addr_t dm_pci_phys_to_bus(struct udevice *dev, phys_addr_t addr, unsigned long flags); /** * dm_pci_map_bar() - get a virtual address associated with a BAR region * * Looks up a base address register and finds the physical memory address |
2204bc1bd pci: fixed dm_pci... |
1314 1315 1316 |
* that corresponds to it. * Can be used for 32b BARs 0-5 on type 0 functions and for 32b BARs 0-1 on * type 1 functions. |
0b143d8ab drivers: pci: add... |
1317 1318 |
* Can also be used on type 0 functions that support Enhanced Allocation for * 32b/64b BARs. Note that duplicate BEI entries are not supported. |
21d1fe7ec dm: pci: Add driv... |
1319 1320 |
* * @dev: Device to check |
2204bc1bd pci: fixed dm_pci... |
1321 |
* @bar: Bar register offset (PCI_BASE_ADDRESS_...) |
21d1fe7ec dm: pci: Add driv... |
1322 |
* @flags: Flags for the region type (PCI_REGION_...) |
2204bc1bd pci: fixed dm_pci... |
1323 |
* @return: pointer to the virtual address to use or 0 on error |
21d1fe7ec dm: pci: Add driv... |
1324 1325 |
*/ void *dm_pci_map_bar(struct udevice *dev, int bar, int flags); |
dac01fd89 dm: pci: Add APIs... |
1326 |
/** |
a8c5f8d3d dm: pci: Add APIs... |
1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 |
* dm_pci_find_next_capability() - find a capability starting from an offset * * Tell if a device supports a given PCI capability. Returns the * address of the requested capability structure within the device's * PCI configuration space or 0 in case the device does not support it. * * Possible values for @cap: * * %PCI_CAP_ID_MSI Message Signalled Interrupts * %PCI_CAP_ID_PCIX PCI-X * %PCI_CAP_ID_EXP PCI Express * %PCI_CAP_ID_MSIX MSI-X * * See PCI_CAP_ID_xxx for the complete capability ID codes. * * @dev: PCI device to query * @start: offset to start from * @cap: capability code * @return: capability address or 0 if not supported */ int dm_pci_find_next_capability(struct udevice *dev, u8 start, int cap); /** |
dac01fd89 dm: pci: Add APIs... |
1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 |
* dm_pci_find_capability() - find a capability * * Tell if a device supports a given PCI capability. Returns the * address of the requested capability structure within the device's * PCI configuration space or 0 in case the device does not support it. * * Possible values for @cap: * * %PCI_CAP_ID_MSI Message Signalled Interrupts * %PCI_CAP_ID_PCIX PCI-X * %PCI_CAP_ID_EXP PCI Express * %PCI_CAP_ID_MSIX MSI-X * * See PCI_CAP_ID_xxx for the complete capability ID codes. * * @dev: PCI device to query * @cap: capability code * @return: capability address or 0 if not supported */ int dm_pci_find_capability(struct udevice *dev, int cap); /** |
a8c5f8d3d dm: pci: Add APIs... |
1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 |
* dm_pci_find_next_ext_capability() - find an extended capability * starting from an offset * * Tell if a device supports a given PCI express extended capability. * Returns the address of the requested extended capability structure * within the device's PCI configuration space or 0 in case the device * does not support it. * * Possible values for @cap: * * %PCI_EXT_CAP_ID_ERR Advanced Error Reporting * %PCI_EXT_CAP_ID_VC Virtual Channel * %PCI_EXT_CAP_ID_DSN Device Serial Number * %PCI_EXT_CAP_ID_PWR Power Budgeting * * See PCI_EXT_CAP_ID_xxx for the complete extended capability ID codes. * * @dev: PCI device to query * @start: offset to start from * @cap: extended capability code * @return: extended capability address or 0 if not supported */ int dm_pci_find_next_ext_capability(struct udevice *dev, int start, int cap); /** |
dac01fd89 dm: pci: Add APIs... |
1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 |
* dm_pci_find_ext_capability() - find an extended capability * * Tell if a device supports a given PCI express extended capability. * Returns the address of the requested extended capability structure * within the device's PCI configuration space or 0 in case the device * does not support it. * * Possible values for @cap: * * %PCI_EXT_CAP_ID_ERR Advanced Error Reporting * %PCI_EXT_CAP_ID_VC Virtual Channel * %PCI_EXT_CAP_ID_DSN Device Serial Number * %PCI_EXT_CAP_ID_PWR Power Budgeting * * See PCI_EXT_CAP_ID_xxx for the complete extended capability ID codes. * * @dev: PCI device to query * @cap: extended capability code * @return: extended capability address or 0 if not supported */ int dm_pci_find_ext_capability(struct udevice *dev, int cap); |
b8e1f8270 drivers: pci: add... |
1418 1419 1420 1421 1422 1423 1424 |
/** * dm_pci_flr() - Perform FLR if the device suppoorts it * * @dev: PCI device to reset * @return: 0 if OK, -ENOENT if FLR is not supported by dev */ int dm_pci_flr(struct udevice *dev); |
21d1fe7ec dm: pci: Add driv... |
1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 |
#define dm_pci_virt_to_bus(dev, addr, flags) \ dm_pci_phys_to_bus(dev, (virt_to_phys(addr)), (flags)) #define dm_pci_bus_to_virt(dev, addr, flags, len, map_flags) \ map_physmem(dm_pci_bus_to_phys(dev, (addr), (flags)), \ (len), (map_flags)) #define dm_pci_phys_to_mem(dev, addr) \ dm_pci_phys_to_bus((dev), (addr), PCI_REGION_MEM) #define dm_pci_mem_to_phys(dev, addr) \ dm_pci_bus_to_phys((dev), (addr), PCI_REGION_MEM) #define dm_pci_phys_to_io(dev, addr) \ dm_pci_phys_to_bus((dev), (addr), PCI_REGION_IO) #define dm_pci_io_to_phys(dev, addr) \ dm_pci_bus_to_phys((dev), (addr), PCI_REGION_IO) #define dm_pci_virt_to_mem(dev, addr) \ dm_pci_virt_to_bus((dev), (addr), PCI_REGION_MEM) #define dm_pci_mem_to_virt(dev, addr, len, map_flags) \ dm_pci_bus_to_virt((dev), (addr), PCI_REGION_MEM, (len), (map_flags)) #define dm_pci_virt_to_io(dev, addr) \ |
4974a6ff0 pci: Correct a fe... |
1445 |
dm_pci_virt_to_bus((dev), (addr), PCI_REGION_IO) |
21d1fe7ec dm: pci: Add driv... |
1446 |
#define dm_pci_io_to_virt(dev, addr, len, map_flags) \ |
4974a6ff0 pci: Correct a fe... |
1447 |
dm_pci_bus_to_virt((dev), (addr), PCI_REGION_IO, (len), (map_flags)) |
21d1fe7ec dm: pci: Add driv... |
1448 1449 |
/** |
5c0bf647c dm: pci: Add a dr... |
1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 |
* dm_pci_find_device() - find a device by vendor/device ID * * @vendor: Vendor ID * @device: Device ID * @index: 0 to find the first match, 1 for second, etc. * @devp: Returns pointer to the device, if found * @return 0 if found, -ve on error */ int dm_pci_find_device(unsigned int vendor, unsigned int device, int index, struct udevice **devp); /** |
a0eb83563 dm: pci: Add a dr... |
1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 |
* dm_pci_find_class() - find a device by class * * @find_class: 3-byte (24-bit) class value to find * @index: 0 to find the first match, 1 for second, etc. * @devp: Returns pointer to the device, if found * @return 0 if found, -ve on error */ int dm_pci_find_class(uint find_class, int index, struct udevice **devp); /** |
6498fda14 sandbox: pci: Rem... |
1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 |
* struct pci_emul_uc_priv - holds info about an emulator device * * There is always at most one emulator per client * * @client: Client device if any, else NULL */ struct pci_emul_uc_priv { struct udevice *client; }; /** |
36d0d3b4b dm: sandbox: pci:... |
1483 1484 1485 1486 |
* struct dm_pci_emul_ops - PCI device emulator operations */ struct dm_pci_emul_ops { /** |
36d0d3b4b dm: sandbox: pci:... |
1487 1488 1489 1490 1491 1492 1493 1494 |
* read_config() - Read a PCI configuration value * * @dev: Emulated device to read from * @offset: Byte offset within the device's configuration space * @valuep: Place to put the returned value * @size: Access size * @return 0 if OK, -ve on error */ |
c4e72c4ad dm: pci: Update t... |
1495 1496 |
int (*read_config)(const struct udevice *dev, uint offset, ulong *valuep, enum pci_size_t size); |
36d0d3b4b dm: sandbox: pci:... |
1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 |
/** * write_config() - Write a PCI configuration value * * @dev: Emulated device to write to * @offset: Byte offset within the device's configuration space * @value: Value to write * @size: Access size * @return 0 if OK, -ve on error */ int (*write_config)(struct udevice *dev, uint offset, ulong value, enum pci_size_t size); /** * read_io() - Read a PCI I/O value * * @dev: Emulated device to read from * @addr: I/O address to read * @valuep: Place to put the returned value * @size: Access size * @return 0 if OK, -ENOENT if @addr is not mapped by this device, * other -ve value on error */ int (*read_io)(struct udevice *dev, unsigned int addr, ulong *valuep, enum pci_size_t size); /** * write_io() - Write a PCI I/O value * * @dev: Emulated device to write from * @addr: I/O address to write * @value: Value to write * @size: Access size * @return 0 if OK, -ENOENT if @addr is not mapped by this device, * other -ve value on error */ int (*write_io)(struct udevice *dev, unsigned int addr, ulong value, enum pci_size_t size); /** * map_physmem() - Map a device into sandbox memory * * @dev: Emulated device to map * @addr: Memory address, normally corresponding to a PCI BAR. * The device should have been configured to have a BAR * at this address. * @lenp: On entry, the size of the area to map, On exit it is * updated to the size actually mapped, which may be less * if the device has less space * @ptrp: Returns a pointer to the mapped address. The device's * space can be accessed as @lenp bytes starting here * @return 0 if OK, -ENOENT if @addr is not mapped by this device, * other -ve value on error */ int (*map_physmem)(struct udevice *dev, phys_addr_t addr, unsigned long *lenp, void **ptrp); /** * unmap_physmem() - undo a memory mapping * * This must be called after map_physmem() to undo the mapping. * Some devices can use this to check what has been written into * their mapped memory and perform an operations they require on it. * In this way, map/unmap can be used as a sort of handshake between * the emulated device and its users. * * @dev: Emuated device to unmap * @vaddr: Mapped memory address, as passed to map_physmem() * @len: Size of area mapped, as returned by map_physmem() * @return 0 if OK, -ve on error */ int (*unmap_physmem)(struct udevice *dev, const void *vaddr, unsigned long len); }; /* Get access to a PCI device emulator's operations */ #define pci_get_emul_ops(dev) ((struct dm_pci_emul_ops *)(dev)->driver->ops) /** * sandbox_pci_get_emul() - Get the emulation device for a PCI device * * Searches for a suitable emulator for the given PCI bus device * * @bus: PCI bus to search * @find_devfn: PCI device and function address (PCI_DEVFN()) |
4345998ae pci: sandbox: Sup... |
1577 |
* @containerp: Returns container device if found |
36d0d3b4b dm: sandbox: pci:... |
1578 1579 1580 |
* @emulp: Returns emulated device if found * @return 0 if found, -ENODEV if not found */ |
c4e72c4ad dm: pci: Update t... |
1581 |
int sandbox_pci_get_emul(const struct udevice *bus, pci_dev_t find_devfn, |
4345998ae pci: sandbox: Sup... |
1582 |
struct udevice **containerp, struct udevice **emulp); |
36d0d3b4b dm: sandbox: pci:... |
1583 |
|
b52142004 pci: Add pci_get_... |
1584 |
/** |
6498fda14 sandbox: pci: Rem... |
1585 1586 1587 1588 1589 1590 1591 |
* sandbox_pci_get_client() - Find the client for an emulation device * * @emul: Emulation device to check * @devp: Returns the client device emulated by this device * @return 0 if OK, -ENOENT if the device has no client yet */ int sandbox_pci_get_client(struct udevice *emul, struct udevice **devp); |
aba929624 dm: pci: Add supp... |
1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 |
#endif /* CONFIG_DM_PCI */ /** * PCI_DEVICE - macro used to describe a specific pci device * @vend: the 16 bit PCI Vendor ID * @dev: the 16 bit PCI Device ID * * This macro is used to create a struct pci_device_id that matches a * specific device. The subvendor and subdevice fields will be set to * PCI_ANY_ID. */ #define PCI_DEVICE(vend, dev) \ .vendor = (vend), .device = (dev), \ .subvendor = PCI_ANY_ID, .subdevice = PCI_ANY_ID /** * PCI_DEVICE_SUB - macro used to describe a specific pci device with subsystem * @vend: the 16 bit PCI Vendor ID * @dev: the 16 bit PCI Device ID * @subvend: the 16 bit PCI Subvendor ID * @subdev: the 16 bit PCI Subdevice ID * * This macro is used to create a struct pci_device_id that matches a * specific device with subsystem information. */ #define PCI_DEVICE_SUB(vend, dev, subvend, subdev) \ .vendor = (vend), .device = (dev), \ .subvendor = (subvend), .subdevice = (subdev) /** * PCI_DEVICE_CLASS - macro used to describe a specific pci device class * @dev_class: the class, subclass, prog-if triple for this device * @dev_class_mask: the class mask for this device * * This macro is used to create a struct pci_device_id that matches a * specific PCI class. The vendor, device, subvendor, and subdevice * fields will be set to PCI_ANY_ID. */ #define PCI_DEVICE_CLASS(dev_class, dev_class_mask) \ .class = (dev_class), .class_mask = (dev_class_mask), \ .vendor = PCI_ANY_ID, .device = PCI_ANY_ID, \ .subvendor = PCI_ANY_ID, .subdevice = PCI_ANY_ID /** * PCI_VDEVICE - macro used to describe a specific pci device in short form * @vend: the vendor name * @dev: the 16 bit PCI Device ID * * This macro is used to create a struct pci_device_id that matches a * specific PCI device. The subvendor, and subdevice fields will be set * to PCI_ANY_ID. The macro allows the next field to follow as the device * private data. */ #define PCI_VDEVICE(vend, dev) \ .vendor = PCI_VENDOR_ID_##vend, .device = (dev), \ .subvendor = PCI_ANY_ID, .subdevice = PCI_ANY_ID, 0, 0 /** * struct pci_driver_entry - Matches a driver to its pci_device_id list * @driver: Driver to use * @match: List of match records for this driver, terminated by {} */ struct pci_driver_entry { struct driver *driver; const struct pci_device_id *match; }; #define U_BOOT_PCI_DEVICE(__name, __match) \ ll_entry_declare(struct pci_driver_entry, __name, pci_driver_entry) = {\ .driver = llsym(struct driver, __name, driver), \ .match = __match, \ } |
ff3e077bd dm: pci: Add a uc... |
1665 |
|
fa5cec032 pci.h: allow incl... |
1666 1667 |
#endif /* __ASSEMBLY__ */ #endif /* _PCI_H */ |