Blame view
arch/arm/dts/k3-am65-main.dtsi
9.73 KB
ea8ad1d9b arm64: dts: k3: A... |
1 2 3 4 5 6 |
// SPDX-License-Identifier: GPL-2.0 /* * Device Tree Source for AM6 SoC Family Main Domain peripherals * * Copyright (C) 2016-2018 Texas Instruments Incorporated - http://www.ti.com/ */ |
476e99145 arm: dts: k3-am65... |
7 8 |
#include <dt-bindings/phy/phy-am654-serdes.h> #include <dt-bindings/phy/phy.h> |
ea8ad1d9b arm64: dts: k3: A... |
9 10 11 |
&cbass_main { gic500: interrupt-controller@1800000 { compatible = "arm,gic-v3"; |
2d0eba3a4 arm: dts: k3: Syn... |
12 13 |
#address-cells = <2>; #size-cells = <2>; |
ea8ad1d9b arm64: dts: k3: A... |
14 15 16 |
ranges; #interrupt-cells = <3>; interrupt-controller; |
2d0eba3a4 arm: dts: k3: Syn... |
17 18 |
reg = <0x00 0x01800000 0x00 0x10000>, /* GICD */ <0x00 0x01880000 0x00 0x90000>; /* GICR */ |
ea8ad1d9b arm64: dts: k3: A... |
19 20 21 22 23 24 25 26 |
/* * vcpumntirq: * virtual CPU interface maintenance interrupt */ interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>; gic_its: gic-its@18200000 { compatible = "arm,gic-v3-its"; |
2d0eba3a4 arm: dts: k3: Syn... |
27 |
reg = <0x00 0x01820000 0x00 0x10000>; |
ea8ad1d9b arm64: dts: k3: A... |
28 29 30 31 |
msi-controller; #msi-cells = <1>; }; }; |
2d0eba3a4 arm: dts: k3: Syn... |
32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 |
secure_proxy_main: mailbox@32c00000 { compatible = "ti,am654-secure-proxy"; #mbox-cells = <1>; reg-names = "target_data", "rt", "scfg"; reg = <0x00 0x32c00000 0x00 0x100000>, <0x00 0x32400000 0x00 0x100000>, <0x00 0x32800000 0x00 0x100000>; interrupt-names = "rx_011"; interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>; }; main_uart0: serial@2800000 { compatible = "ti,am654-uart"; reg = <0x00 0x02800000 0x00 0x100>; reg-shift = <2>; reg-io-width = <4>; interrupts = <GIC_SPI 192 IRQ_TYPE_LEVEL_HIGH>; clock-frequency = <48000000>; current-speed = <115200>; }; main_uart1: serial@2810000 { compatible = "ti,am654-uart"; reg = <0x00 0x02810000 0x00 0x100>; reg-shift = <2>; reg-io-width = <4>; interrupts = <GIC_SPI 193 IRQ_TYPE_LEVEL_HIGH>; clock-frequency = <48000000>; current-speed = <115200>; }; main_uart2: serial@2820000 { compatible = "ti,am654-uart"; reg = <0x00 0x02820000 0x00 0x100>; reg-shift = <2>; reg-io-width = <4>; interrupts = <GIC_SPI 194 IRQ_TYPE_LEVEL_HIGH>; clock-frequency = <48000000>; current-speed = <115200>; }; |
3a1a0dfc3 arm64: dts: k3: S... |
73 74 75 76 77 78 79 80 |
main_pmx0: pinmux@11c000 { compatible = "pinctrl-single"; reg = <0x0 0x11c000 0x0 0x2e4>; #pinctrl-cells = <1>; pinctrl-single,register-width = <32>; pinctrl-single,function-mask = <0xffffffff>; }; |
9bbdfdf20 arm: dts: k3-am65... |
81 82 83 84 85 86 87 |
main_pmx1: pinmux@11c2e8 { compatible = "pinctrl-single"; reg = <0x0 0x11c2e8 0x0 0x24>; #pinctrl-cells = <1>; pinctrl-single,register-width = <32>; pinctrl-single,function-mask = <0xffffffff>; }; |
3a1a0dfc3 arm64: dts: k3: S... |
88 89 90 |
sdhci0: sdhci@4f80000 { compatible = "ti,am654-sdhci-5.1"; reg = <0x0 0x4f80000 0x0 0x260>, <0x0 0x4f90000 0x0 0x134>; |
355be915e arm: dts: k3-am65... |
91 |
power-domains = <&k3_pds 47 TI_SCI_PD_EXCLUSIVE>; |
3a1a0dfc3 arm64: dts: k3: S... |
92 93 94 95 96 |
clocks = <&k3_clks 47 0>, <&k3_clks 47 1>; clock-names = "clk_ahb", "clk_xin"; interrupts = <GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH>; mmc-ddr-1_8v; mmc-hs200-1_8v; |
c7d106b4e mmc: am654_sdhci:... |
97 98 99 100 101 102 103 104 105 106 107 |
ti,otap-del-sel-legacy = <0x0>; ti,otap-del-sel-mmc-hs = <0x0>; ti,otap-del-sel-sd-hs = <0x0>; ti,otap-del-sel-sdr12 = <0x0>; ti,otap-del-sel-sdr25 = <0x0>; ti,otap-del-sel-sdr50 = <0x8>; ti,otap-del-sel-sdr104 = <0x5>; ti,otap-del-sel-ddr50 = <0x5>; ti,otap-del-sel-ddr52 = <0x5>; ti,otap-del-sel-hs200 = <0x5>; ti,otap-del-sel-hs400 = <0x0>; |
3a1a0dfc3 arm64: dts: k3: S... |
108 109 110 |
ti,trm-icp = <0x8>; dma-coherent; }; |
bbe59169e arm: dts: k3-am65... |
111 112 113 114 115 116 117 118 119 |
main_i2c0: i2c@2000000 { compatible = "ti,am654-i2c", "ti,omap4-i2c"; reg = <0x0 0x2000000 0x0 0x100>; interrupts = <GIC_SPI 200 IRQ_TYPE_LEVEL_HIGH>; #address-cells = <1>; #size-cells = <0>; clock-names = "fck"; clocks = <&k3_clks 110 1>; |
355be915e arm: dts: k3-am65... |
120 |
power-domains = <&k3_pds 110 TI_SCI_PD_EXCLUSIVE>; |
bbe59169e arm: dts: k3-am65... |
121 122 123 124 125 126 127 128 129 130 |
}; main_i2c1: i2c@2010000 { compatible = "ti,am654-i2c", "ti,omap4-i2c"; reg = <0x0 0x2010000 0x0 0x100>; interrupts = <GIC_SPI 201 IRQ_TYPE_LEVEL_HIGH>; #address-cells = <1>; #size-cells = <0>; clock-names = "fck"; clocks = <&k3_clks 111 1>; |
355be915e arm: dts: k3-am65... |
131 |
power-domains = <&k3_pds 111 TI_SCI_PD_EXCLUSIVE>; |
bbe59169e arm: dts: k3-am65... |
132 133 134 135 136 137 138 139 140 141 |
}; main_i2c2: i2c@2020000 { compatible = "ti,am654-i2c", "ti,omap4-i2c"; reg = <0x0 0x2020000 0x0 0x100>; interrupts = <GIC_SPI 202 IRQ_TYPE_LEVEL_HIGH>; #address-cells = <1>; #size-cells = <0>; clock-names = "fck"; clocks = <&k3_clks 112 1>; |
355be915e arm: dts: k3-am65... |
142 |
power-domains = <&k3_pds 112 TI_SCI_PD_EXCLUSIVE>; |
bbe59169e arm: dts: k3-am65... |
143 144 145 146 147 148 149 150 151 152 |
}; main_i2c3: i2c@2030000 { compatible = "ti,am654-i2c", "ti,omap4-i2c"; reg = <0x0 0x2030000 0x0 0x100>; interrupts = <GIC_SPI 203 IRQ_TYPE_LEVEL_HIGH>; #address-cells = <1>; #size-cells = <0>; clock-names = "fck"; clocks = <&k3_clks 113 1>; |
355be915e arm: dts: k3-am65... |
153 |
power-domains = <&k3_pds 113 TI_SCI_PD_EXCLUSIVE>; |
bbe59169e arm: dts: k3-am65... |
154 |
}; |
476e99145 arm: dts: k3-am65... |
155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 |
scm_conf: scm_conf@100000 { compatible = "syscon", "simple-mfd"; reg = <0 0x00100000 0 0x1c000>; #address-cells = <1>; #size-cells = <1>; ranges = <0x0 0x0 0x00100000 0x1c000>; serdes_mux: mux-controller { compatible = "mmio-mux"; #mux-control-cells = <1>; mux-reg-masks = <0x4080 0x3>, /* SERDES0 lane select */ <0x4090 0x3>; /* SERDES1 lane select */ }; pcie0_mode: pcie-mode@4060 { compatible = "syscon"; reg = <0x00004060 0x4>; }; pcie1_mode: pcie-mode@4070 { compatible = "syscon"; reg = <0x00004070 0x4>; }; serdes0_clk: serdes_clk@4080 { compatible = "syscon"; reg = <0x00004080 0x4>; }; serdes1_clk: serdes_clk@4090 { compatible = "syscon"; reg = <0x00004090 0x4>; }; pcie_devid: pcie-devid@210 { compatible = "syscon"; reg = <0x00000210 0x4>; }; }; serdes0: serdes@900000 { compatible = "ti,phy-am654-serdes"; reg = <0x0 0x900000 0x0 0x2000>; reg-names = "serdes"; #phy-cells = <2>; power-domains = <&k3_pds 153 TI_SCI_PD_EXCLUSIVE>; clocks = <&k3_clks 153 4>, <&k3_clks 153 1>, <&serdes1 AM654_SERDES_LO_REFCLK>; clock-output-names = "serdes0_cmu_refclk", "serdes0_lo_refclk", "serdes0_ro_refclk"; assigned-clocks = <&k3_clks 153 4>, <&serdes0 AM654_SERDES_CMU_REFCLK>; assigned-clock-parents = <&k3_clks 153 8>, <&k3_clks 153 4>; ti,serdes-clk = <&serdes0_clk>; mux-controls = <&serdes_mux 0>; #clock-cells = <1>; }; serdes1: serdes@910000 { compatible = "ti,phy-am654-serdes"; reg = <0x0 0x910000 0x0 0x2000>; reg-names = "serdes"; #phy-cells = <2>; power-domains = <&k3_pds 154 TI_SCI_PD_EXCLUSIVE>; clocks = <&serdes0 AM654_SERDES_RO_REFCLK>, <&k3_clks 154 1>, <&k3_clks 154 5>; clock-output-names = "serdes1_cmu_refclk", "serdes1_lo_refclk", "serdes1_ro_refclk"; assigned-clocks = <&k3_clks 154 5>, <&serdes1 AM654_SERDES_CMU_REFCLK>; assigned-clock-parents = <&k3_clks 154 9>, <&k3_clks 154 5>; ti,serdes-clk = <&serdes1_clk>; mux-controls = <&serdes_mux 1>; #clock-cells = <1>; }; pcie0_rc: pcie@5500000 { compatible = "ti,am654-pcie-rc"; reg = <0x0 0x5500000 0x0 0x1000>, <0x0 0x5501000 0x0 0x1000>, <0x0 0x10000000 0x0 0x2000>, <0x0 0x5506000 0x0 0x1000>; reg-names = "app", "dbics", "config", "atu"; power-domains = <&k3_pds 120 TI_SCI_PD_EXCLUSIVE>; #address-cells = <3>; #size-cells = <2>; ranges = <0x81000000 0 0 0x0 0x10020000 0 0x00010000 0x82000000 0 0x10030000 0x0 0x10030000 0 0x07FD0000>; ti,syscon-pcie-id = <&pcie_devid>; ti,syscon-pcie-mode = <&pcie0_mode>; bus-range = <0x0 0xff>; status = "disabled"; device_type = "pci"; num-lanes = <1>; num-ob-windows = <16>; num-viewport = <16>; max-link-speed = <3>; interrupts = <GIC_SPI 340 IRQ_TYPE_EDGE_RISING>; #interrupt-cells = <1>; interrupt-map-mask = <0 0 0 7>; interrupt-map = <0 0 0 1 &pcie0_intc 0>, /* INT A */ <0 0 0 2 &pcie0_intc 0>, /* INT B */ <0 0 0 3 &pcie0_intc 0>, /* INT C */ <0 0 0 4 &pcie0_intc 0>; /* INT D */ msi-map = <0x0 &gic_its 0x0 0x10000>; pcie0_intc: legacy-interrupt-controller@1 { interrupt-controller; #interrupt-cells = <1>; interrupt-parent = <&gic500>; interrupts = <GIC_SPI 328 IRQ_TYPE_EDGE_RISING>; }; }; |
a1ac85dad arm: dts: k3-am65... |
260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 |
dwc3_0: dwc3@4000000 { compatible = "ti,am654-dwc3"; reg = <0x0 0x4000000 0x0 0x4000>; #address-cells = <1>; #size-cells = <1>; ranges = <0x0 0x0 0x4000000 0x20000>; interrupts = <GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>; dma-coherent; power-domains = <&k3_pds 151 TI_SCI_PD_EXCLUSIVE>; assigned-clocks = <&k3_clks 151 2>, <&k3_clks 151 7>; assigned-clock-parents = <&k3_clks 151 4>, /* set REF_CLK to 20MHz i.e. PER0_PLL/48 */ <&k3_clks 151 9>; /* set PIPE3_TXB_CLK to CLK_12M_RC/256 (for HS only) */ usb0: usb@10000 { compatible = "snps,dwc3"; reg = <0x10000 0x10000>; interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>; interrupt-names = "peripheral", "host", "otg"; maximum-speed = "high-speed"; dr_mode = "otg"; phys = <&usb0_phy>; phy-names = "usb2-phy"; snps,dis_u3_susphy_quirk; }; }; usb0_phy: phy@4100000 { compatible = "ti,am654-usb2", "ti,omap-usb2"; reg = <0x0 0x4100000 0x0 0x54>; syscon-phy-power = <&scm_conf 0x4000>; clocks = <&k3_clks 151 0>, <&k3_clks 151 1>; clock-names = "wkupclk", "refclk"; #phy-cells = <0>; ti,dis-chg-det-quirk; }; dwc3_1: dwc3@4020000 { compatible = "ti,am654-dwc3"; reg = <0x0 0x4020000 0x0 0x4000>; #address-cells = <1>; #size-cells = <1>; ranges = <0x0 0x0 0x4020000 0x20000>; interrupts = <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>; dma-coherent; power-domains = <&k3_pds 152 TI_SCI_PD_EXCLUSIVE>; assigned-clocks = <&k3_clks 152 2>; assigned-clock-parents = <&k3_clks 152 4>; /* set REF_CLK to 20MHz i.e. PER0_PLL/48 */ usb1: usb@10000 { compatible = "snps,dwc3"; reg = <0x10000 0x10000>; interrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>; interrupt-names = "peripheral", "host", "otg"; maximum-speed = "high-speed"; dr_mode = "otg"; phys = <&usb1_phy>; phy-names = "usb2-phy"; }; }; usb1_phy: phy@4110000 { compatible = "ti,am654-usb2", "ti,omap-usb2"; reg = <0x0 0x4110000 0x0 0x54>; syscon-phy-power = <&scm_conf 0x4020>; clocks = <&k3_clks 152 0>, <&k3_clks 152 1>; clock-names = "wkupclk", "refclk"; #phy-cells = <0>; ti,dis-chg-det-quirk; }; |
ea8ad1d9b arm64: dts: k3: A... |
338 |
}; |