Eric Lee / smarc-uboot

Blame view

arch/arm/dts/mt8518.dtsi 2.66 KB
edit raw normal view history
13e89d752   mingming lee   ARM: MediaTek: Ad... 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
 
  // SPDX-License-Identifier: (GPL-2.0 OR MIT)
  /*
   * Copyright (C) 2019 MediaTek Inc.
   * Author: Mingming Lee <mingming.lee@mediatek.com>
   *
   */
  
  #include <dt-bindings/clock/mt8518-clk.h>
  #include <dt-bindings/gpio/gpio.h>
  #include <dt-bindings/interrupt-controller/irq.h>
  #include <dt-bindings/interrupt-controller/arm-gic.h>
  
  / {
  	compatible = "mediatek,mt8518";
  	interrupt-parent = <&sysirq>;
  	#address-cells = <1>;
  	#size-cells = <1>;
  
  
  
  	topckgen: clock-controller@10000000 {
  		compatible = "mediatek,mt8518-topckgen";
  		reg = <0x10000000 0x1000>;
  		#clock-cells = <1>;
  	};
  
  	gic: interrupt-controller@0c000000 {
  		 compatible = "arm,gic-v3";
  		#interrupt-cells = <3>;
  		interrupt-parent = <&gic>;
  		interrupt-controller;
  		reg = <0xc000000 0x40000>,	/* GICD */
  			  <0xc100000 0x200000>; /* GICR */
  		interrupts = <GIC_PPI 9
  			(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
  	};
  
  	sysirq: interrupt-controller@10200a80 {
  		compatible = "mediatek,sysirq";
  		interrupt-controller;
  		#interrupt-cells = <3>;
  		interrupt-parent = <&gic>;
  		reg = <0x10200a80 0x50>;
  	};
  
  	timer0: apxgpt@10008000 {
  		compatible = "mediatek,timer";
  		reg = <0x10008000 0x1000>;
  		interrupts = <GIC_SPI 138 IRQ_TYPE_LEVEL_LOW>;
  		clocks = <&topckgen CLK_TOP_CLK26M_D2>,
  			 <&topckgen CLK_TOP_CLK32K>,
  			 <&topckgen CLK_TOP_APXGPT>;
  		clock-names = "clk13m",
  			 "clk32k",
  			 "bus";
  	};
  
  	watchdog0: watchdog@10007000 {
  		compatible = "mediatek,wdt";
  		reg = <0x10007000 0x1000>;
  		interrupts = <GIC_SPI 190 IRQ_TYPE_EDGE_FALLING>;
  		#reset-cells = <1>;
  		status = "disabled";
  		timeout-sec = <60>;
  		reset-on-timeout;
  	};
485627dd5   mingming lee   pinctrl: add driv... 
67
68
69
70
71
72
73
74
 
  	pinctrl: pinctrl@10005000 {
  		compatible = "mediatek,mt8518-pinctrl";
  		reg = <0x10005000 0x1000>;
  		gpio: gpio-controller {
  			gpio-controller;
  			#gpio-cells = <2>;
  		};
  	};
13e89d752   mingming lee   ARM: MediaTek: Ad... 
75
 








7d017d607
 
 mingming lee
 
usb: musb-new: mt...




76
77
78
79
80
81
82
83
84
85
86
87




  	usb0: usb@11100000 {
  		compatible = "mediatek,mt8518-musb";
  		reg = <0x11100000 0x1000>;
  		reg-names = "control";
  		clocks = <&topckgen CLK_TOP_USB20_48M>,
  			 <&topckgen CLK_TOP_USBIF>,
  			 <&topckgen CLK_TOP_USB>;
  		clock-names = "usbpll", "usbmcu", "usb";
  		interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_LOW>;
  		interrupt-names = "mc";
  		status = "okay";
  	};









13e89d752
 
 mingming lee
 
ARM: MediaTek: Ad...




88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109




  	mmc0: mmc@11120000 {
  		compatible = "mediatek,mt8516-mmc";
  		reg = <0x11120000 0x1000>;
  		interrupts = <GIC_SPI 78 IRQ_TYPE_LEVEL_LOW>;
  		clocks = <&topckgen CLK_TOP_MSDC0>,
  			<&topckgen CLK_TOP_MSDC0>,
  			<&topckgen CLK_TOP_MSDC0_B>;
  		clock-names = "source", "hclk", "source_cg";
  		status = "disabled";
  	};
  
  	uart0: serial@11005000 {
  		compatible = "mediatek,hsuart";
  		reg = <0x11005000 0x1000>;
  		interrupts = <GIC_SPI 84 IRQ_TYPE_LEVEL_LOW>;
  		clocks = <&topckgen CLK_TOP_UART0_SEL>,
  			<&topckgen CLK_TOP_UART0>;
  		clock-names = "baud", "bus";
  		status = "disabled";
  	};
  
  };