Blame view

configs/chromebook_speedy_defconfig 2.69 KB
8e2e601c5   Marty E. Plummer   rockchip: add sup...
1
  CONFIG_ARM=y
7ba79f269   Urja Rannikko   configs: update r...
2
  # CONFIG_SPL_USE_ARCH_MEMCPY is not set
8e2e601c5   Marty E. Plummer   rockchip: add sup...
3
4
  CONFIG_ARCH_ROCKCHIP=y
  CONFIG_SYS_TEXT_BASE=0x00100000
8e2e601c5   Marty E. Plummer   rockchip: add sup...
5
6
7
  CONFIG_ROCKCHIP_RK3288=y
  # CONFIG_SPL_MMC_SUPPORT is not set
  CONFIG_TARGET_CHROMEBOOK_SPEEDY=y
d168bcb6f   Tom Rini   configs: Resync w...
8
  CONFIG_SPL_STACK_R_ADDR=0x80000
59e5d1e2a   Tom Rini   configs: Resync w...
9
  CONFIG_NR_DRAM_BANKS=1
8e2e601c5   Marty E. Plummer   rockchip: add sup...
10
11
  CONFIG_DEBUG_UART_BASE=0xff690000
  CONFIG_DEBUG_UART_CLOCK=24000000
8e2e601c5   Marty E. Plummer   rockchip: add sup...
12
13
14
  CONFIG_SPL_SPI_FLASH_SUPPORT=y
  CONFIG_SPL_SPI_SUPPORT=y
  CONFIG_DEBUG_UART=y
665c35a76   Tom Rini   configs: Resync w...
15
  CONFIG_SPL_TEXT_BASE=0xff704000
37304aaf6   Simon Glass   Convert CONFIG_US...
16
  CONFIG_USE_PREBOOT=y
8e2e601c5   Marty E. Plummer   rockchip: add sup...
17
18
19
20
21
  CONFIG_SILENT_CONSOLE=y
  CONFIG_DEFAULT_FDT_FILE="rk3288-veyron-speedy.dtb"
  # CONFIG_DISPLAY_CPUINFO is not set
  CONFIG_DISPLAY_BOARDINFO_LATE=y
  CONFIG_BOARD_EARLY_INIT_F=y
7ba79f269   Urja Rannikko   configs: update r...
22
  # CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
8e2e601c5   Marty E. Plummer   rockchip: add sup...
23
24
  CONFIG_SPL_STACK_R=y
  CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x2000
7ba79f269   Urja Rannikko   configs: update r...
25
26
27
  # CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR is not set
  # CONFIG_SPL_CRC32_SUPPORT is not set
  CONFIG_SPL_PAYLOAD="u-boot.img"
8e2e601c5   Marty E. Plummer   rockchip: add sup...
28
  CONFIG_SPL_SPI_LOAD=y
1ee774d20   Hannes Schmelzer   Convert CONFIG_SY...
29
  CONFIG_SYS_SPI_U_BOOT_OFFS=0x20000
8e2e601c5   Marty E. Plummer   rockchip: add sup...
30
31
32
33
  CONFIG_CMD_GPIO=y
  CONFIG_CMD_GPT=y
  CONFIG_CMD_I2C=y
  CONFIG_CMD_MMC=y
8e2e601c5   Marty E. Plummer   rockchip: add sup...
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
  CONFIG_CMD_SF_TEST=y
  CONFIG_CMD_SPI=y
  CONFIG_CMD_USB=y
  # CONFIG_CMD_SETEXPR is not set
  CONFIG_CMD_CACHE=y
  CONFIG_CMD_TIME=y
  CONFIG_CMD_PMIC=y
  CONFIG_CMD_REGULATOR=y
  # CONFIG_SPL_DOS_PARTITION is not set
  # CONFIG_SPL_EFI_PARTITION is not set
  CONFIG_SPL_PARTITION_UUIDS=y
  CONFIG_SPL_OF_CONTROL=y
  CONFIG_DEFAULT_DEVICE_TREE="rk3288-veyron-speedy"
  CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
  CONFIG_SPL_OF_PLATDATA=y
8d8ee47e0   Tom Rini   env: Add CONFIG_S...
49
  CONFIG_SYS_RELOC_GD_ENV_ADDR=y
8e2e601c5   Marty E. Plummer   rockchip: add sup...
50
51
52
53
54
  CONFIG_REGMAP=y
  CONFIG_SPL_REGMAP=y
  CONFIG_SYSCON=y
  CONFIG_SPL_SYSCON=y
  # CONFIG_SPL_SIMPLE_BUS is not set
7ba79f269   Urja Rannikko   configs: update r...
55
  # CONFIG_SPL_BLK is not set
8e2e601c5   Marty E. Plummer   rockchip: add sup...
56
57
  CONFIG_CLK=y
  CONFIG_SPL_CLK=y
8e2e601c5   Marty E. Plummer   rockchip: add sup...
58
59
60
61
62
63
64
65
66
  CONFIG_ROCKCHIP_GPIO=y
  CONFIG_I2C_CROS_EC_TUNNEL=y
  CONFIG_SYS_I2C_ROCKCHIP=y
  CONFIG_I2C_MUX=y
  CONFIG_DM_KEYBOARD=y
  CONFIG_CROS_EC_KEYB=y
  CONFIG_CROS_EC=y
  CONFIG_CROS_EC_SPI=y
  CONFIG_PWRSEQ=y
7ba79f269   Urja Rannikko   configs: update r...
67
  # CONFIG_SPL_DM_MMC is not set
8e2e601c5   Marty E. Plummer   rockchip: add sup...
68
69
  CONFIG_MMC_DW=y
  CONFIG_MMC_DW_ROCKCHIP=y
888f184ab   Miquel Raynal   mtd: rename CONFI...
70
  CONFIG_MTD=y
7ba79f269   Urja Rannikko   configs: update r...
71
  CONFIG_SF_DEFAULT_BUS=2
14453fbfa   Patrick Delaunay   Convert CONFIG_SF...
72
  CONFIG_SF_DEFAULT_SPEED=20000000
64df512e1   Urja Rannikko   configs: Move CON...
73
  CONFIG_SPI_FLASH_GIGADEVICE=y
8e2e601c5   Marty E. Plummer   rockchip: add sup...
74
  CONFIG_PINCTRL=y
7ba79f269   Urja Rannikko   configs: update r...
75
  CONFIG_PINCONF=y
8e2e601c5   Marty E. Plummer   rockchip: add sup...
76
  CONFIG_SPL_PINCTRL=y
8e2e601c5   Marty E. Plummer   rockchip: add sup...
77
78
79
80
81
82
83
84
85
86
87
88
89
  CONFIG_DM_PMIC=y
  # CONFIG_SPL_PMIC_CHILDREN is not set
  CONFIG_PMIC_RK8XX=y
  CONFIG_DM_REGULATOR_FIXED=y
  CONFIG_REGULATOR_RK8XX=y
  CONFIG_PWM_ROCKCHIP=y
  CONFIG_RAM=y
  CONFIG_SPL_RAM=y
  CONFIG_DEBUG_UART_SHIFT=2
  CONFIG_ROCKCHIP_SERIAL=y
  CONFIG_ROCKCHIP_SPI=y
  CONFIG_SYSRESET=y
  CONFIG_USB=y
7ba79f269   Urja Rannikko   configs: update r...
90
91
  # CONFIG_SPL_DM_USB is not set
  CONFIG_USB_DWC2=y
8e2e601c5   Marty E. Plummer   rockchip: add sup...
92
  CONFIG_ROCKCHIP_USB2_PHY=y
8e2e601c5   Marty E. Plummer   rockchip: add sup...
93
  CONFIG_DM_VIDEO=y
8a6ffeda9   Anatolij Gustschin   video: enable VID...
94
  # CONFIG_VIDEO_BPP8 is not set
8e2e601c5   Marty E. Plummer   rockchip: add sup...
95
96
97
98
99
100
  CONFIG_CONSOLE_TRUETYPE=y
  CONFIG_DISPLAY=y
  CONFIG_VIDEO_ROCKCHIP=y
  CONFIG_DISPLAY_ROCKCHIP_EDP=y
  CONFIG_DISPLAY_ROCKCHIP_HDMI=y
  # CONFIG_USE_PRIVATE_LIBGCC is not set
7ba79f269   Urja Rannikko   configs: update r...
101
  CONFIG_SPL_TINY_MEMSET=y
8e2e601c5   Marty E. Plummer   rockchip: add sup...
102
103
  CONFIG_CMD_DHRYSTONE=y
  CONFIG_ERRNO_STR=y