Blame view
arch/arm/dts/armada-38x-solidrun-microsom.dtsi
2.29 KB
ae28a5f83
|
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 |
// SPDX-License-Identifier: (GPL-2.0 OR MIT) /* * Device Tree file for SolidRun Armada 38x Microsom * * Copyright (C) 2015 Russell King * * This board is in development; the contents of this file work with * the A1 rev 2.0 of the board, which does not represent final * production board. Things will change, don't expect this file to * remain compatible info the future. */ #include <dt-bindings/input/input.h> #include <dt-bindings/gpio/gpio.h> / { memory { device_type = "memory"; reg = <0x00000000 0x10000000>; /* 256 MB */ }; soc { ranges = <MBUS_ID(0xf0, 0x01) 0 0xf1000000 0x100000 MBUS_ID(0x01, 0x1d) 0 0xfff00000 0x100000 MBUS_ID(0x09, 0x19) 0 0xf1100000 0x10000 MBUS_ID(0x09, 0x15) 0 0xf1110000 0x10000 MBUS_ID(0x0c, 0x04) 0 0xf1200000 0x100000>; internal-regs { rtc@a3800 { /* * If the rtc doesn't work, run "date reset" * twice in u-boot. */ status = "okay"; }; }; }; }; ð0 { /* ethernet@70000 */ mac-address = [00 50 43 02 02 01]; pinctrl-0 = <&ge0_rgmii_pins>; pinctrl-names = "default"; phy = <&phy_dedicated>; phy-mode = "rgmii-id"; status = "okay"; }; &mdio { /* * Add the phy clock here, so the phy can be accessed to read its * IDs prior to binding with the driver. */ pinctrl-0 = <&mdio_pins µsom_phy_clk_pins>; pinctrl-names = "default"; phy_dedicated: ethernet-phy@0 { /* * Annoyingly, the marvell phy driver configures the LED * register, rather than preserving reset-loaded setting. * We undo that rubbish here. */ marvell,reg-init = <3 16 0 0x101e>; reg = <0>; }; }; &pinctrl { microsom_phy_clk_pins: microsom-phy-clk-pins { marvell,pins = "mpp45"; marvell,function = "ref"; }; /* Optional eMMC */ microsom_sdhci_pins: microsom-sdhci-pins { marvell,pins = "mpp21", "mpp28", "mpp37", "mpp38", "mpp39", "mpp40"; marvell,function = "sd0"; }; }; &spi1 { /* The microsom has an optional W25Q32 on board, connected to CS0 */ pinctrl-0 = <&spi1_pins>; w25q32: spi-flash@0 { #address-cells = <1>; #size-cells = <1>; |
bf3eaa3e5
|
89 |
compatible = "w25q32", "jedec,spi-nor", "spi-flash"; |
ae28a5f83
|
90 91 92 93 94 95 96 97 98 99 100 101 |
reg = <0>; /* Chip select 0 */ spi-max-frequency = <3000000>; status = "disabled"; }; }; &uart0 { pinctrl-0 = <&uart0_pins>; pinctrl-names = "default"; status = "okay"; u-boot,dm-pre-reloc; }; |