Blame view
include/phy.h
7.32 KB
83d290c56 SPDX: Convert all... |
1 |
/* SPDX-License-Identifier: GPL-2.0+ */ |
5f184715e Create PHY Lib fo... |
2 3 |
/* * Copyright 2011 Freescale Semiconductor, Inc. |
b21f87a3e Change Andy Flemi... |
4 |
* Andy Fleming <afleming@gmail.com> |
5f184715e Create PHY Lib fo... |
5 |
* |
5f184715e Create PHY Lib fo... |
6 7 8 9 10 |
* This file pretty much stolen from Linux's mii.h/ethtool.h/phy.h */ #ifndef _PHY_H #define _PHY_H |
eef0b8a93 net: phy: add ofn... |
11 |
#include <dm.h> |
5f184715e Create PHY Lib fo... |
12 13 14 15 |
#include <linux/list.h> #include <linux/mii.h> #include <linux/ethtool.h> #include <linux/mdio.h> |
f070b1a27 phy: Break includ... |
16 |
#include <phy_interface.h> |
5f184715e Create PHY Lib fo... |
17 |
|
db40c1aa1 drivers/net/phy: ... |
18 |
#define PHY_FIXED_ID 0xa5a55a5a |
5f184715e Create PHY Lib fo... |
19 |
#define PHY_MAX_ADDR 32 |
ddcd1f308 net: phy: introdu... |
20 |
#define PHY_FLAG_BROKEN_RESET (1 << 0) /* soft reset not supported */ |
4dae610b6 net: phy: breakdo... |
21 |
#define PHY_DEFAULT_FEATURES (SUPPORTED_Autoneg | \ |
5f184715e Create PHY Lib fo... |
22 23 |
SUPPORTED_TP | \ SUPPORTED_MII) |
4dae610b6 net: phy: breakdo... |
24 25 26 27 28 29 30 |
#define PHY_10BT_FEATURES (SUPPORTED_10baseT_Half | \ SUPPORTED_10baseT_Full) #define PHY_100BT_FEATURES (SUPPORTED_100baseT_Half | \ SUPPORTED_100baseT_Full) #define PHY_1000BT_FEATURES (SUPPORTED_1000baseT_Half | \ |
5f184715e Create PHY Lib fo... |
31 |
SUPPORTED_1000baseT_Full) |
4dae610b6 net: phy: breakdo... |
32 33 34 35 36 37 |
#define PHY_BASIC_FEATURES (PHY_10BT_FEATURES | \ PHY_100BT_FEATURES | \ PHY_DEFAULT_FEATURES) #define PHY_GBIT_FEATURES (PHY_BASIC_FEATURES | \ PHY_1000BT_FEATURES) |
5f184715e Create PHY Lib fo... |
38 39 |
#define PHY_10G_FEATURES (PHY_GBIT_FEATURES | \ SUPPORTED_10000baseT_Full) |
4fb3f0c80 net: phy.h: Make ... |
40 |
#ifndef PHY_ANEG_TIMEOUT |
5f184715e Create PHY Lib fo... |
41 |
#define PHY_ANEG_TIMEOUT 4000 |
4fb3f0c80 net: phy.h: Make ... |
42 |
#endif |
5f184715e Create PHY Lib fo... |
43 |
|
5f184715e Create PHY Lib fo... |
44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 |
struct phy_device; #define MDIO_NAME_LEN 32 struct mii_dev { struct list_head link; char name[MDIO_NAME_LEN]; void *priv; int (*read)(struct mii_dev *bus, int addr, int devad, int reg); int (*write)(struct mii_dev *bus, int addr, int devad, int reg, u16 val); int (*reset)(struct mii_dev *bus); struct phy_device *phymap[PHY_MAX_ADDR]; u32 phy_mask; }; /* struct phy_driver: a structure which defines PHY behavior * * uid will contain a number which represents the PHY. During * startup, the driver will poll the PHY to find out what its * UID--as defined by registers 2 and 3--is. The 32-bit result * gotten from the PHY will be masked to * discard any bits which may change based on revision numbers * unimportant to functionality * */ struct phy_driver { char *name; unsigned int uid; unsigned int mask; unsigned int mmds; u32 features; /* Called to do any driver startup necessities */ /* Will be called during phy_connect */ int (*probe)(struct phy_device *phydev); /* Called to configure the PHY, and modify the controller * based on the results. Should be called after phy_connect */ int (*config)(struct phy_device *phydev); /* Called when starting up the controller */ int (*startup)(struct phy_device *phydev); /* Called when bringing down the controller */ int (*shutdown)(struct phy_device *phydev); |
b71841b97 net: add extended... |
91 92 93 |
int (*readext)(struct phy_device *phydev, int addr, int devad, int reg); int (*writeext)(struct phy_device *phydev, int addr, int devad, int reg, u16 val); |
5f184715e Create PHY Lib fo... |
94 95 96 97 98 99 100 101 102 |
struct list_head list; }; struct phy_device { /* Information about the PHY type */ /* And management functions */ struct mii_dev *bus; struct phy_driver *drv; void *priv; |
c74c8e665 dm: net: Adjust P... |
103 104 |
#ifdef CONFIG_DM_ETH struct udevice *dev; |
eef0b8a93 net: phy: add ofn... |
105 |
ofnode node; |
c74c8e665 dm: net: Adjust P... |
106 |
#else |
5f184715e Create PHY Lib fo... |
107 |
struct eth_device *dev; |
c74c8e665 dm: net: Adjust P... |
108 |
#endif |
5f184715e Create PHY Lib fo... |
109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 |
/* forced speed & duplex (no autoneg) * partner speed & duplex & pause (autoneg) */ int speed; int duplex; /* The most recently read link state */ int link; int port; phy_interface_t interface; u32 advertising; u32 supported; u32 mmds; int autoneg; int addr; int pause; int asym_pause; u32 phy_id; |
b3eabd82f net: phy: Add cla... |
130 |
bool is_c45; |
5f184715e Create PHY Lib fo... |
131 132 |
u32 flags; }; |
f55a776cd phy: introduce st... |
133 134 135 136 137 138 139 |
struct fixed_link { int phy_id; int duplex; int link_speed; int pause; int asym_pause; }; |
5f184715e Create PHY Lib fo... |
140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 |
static inline int phy_read(struct phy_device *phydev, int devad, int regnum) { struct mii_dev *bus = phydev->bus; return bus->read(bus, phydev->addr, devad, regnum); } static inline int phy_write(struct phy_device *phydev, int devad, int regnum, u16 val) { struct mii_dev *bus = phydev->bus; return bus->write(bus, phydev->addr, devad, regnum, val); } #ifdef CONFIG_PHYLIB_10G extern struct phy_driver gen10g_driver; /* For now, XGMII is the only 10G interface */ static inline int is_10g_interface(phy_interface_t interface) { return interface == PHY_INTERFACE_MODE_XGMII; } #endif int phy_init(void); int phy_reset(struct phy_device *phydev); |
1adb406b0 phy: add phy_find... |
168 169 |
struct phy_device *phy_find_by_mask(struct mii_dev *bus, unsigned phy_mask, phy_interface_t interface); |
c74c8e665 dm: net: Adjust P... |
170 171 172 173 174 |
#ifdef CONFIG_DM_ETH void phy_connect_dev(struct phy_device *phydev, struct udevice *dev); struct phy_device *phy_connect(struct mii_dev *bus, int addr, struct udevice *dev, phy_interface_t interface); |
eef0b8a93 net: phy: add ofn... |
175 176 177 178 179 180 181 |
static inline ofnode phy_get_ofnode(struct phy_device *phydev) { if (ofnode_valid(phydev->node)) return phydev->node; else return dev_ofnode(phydev->dev); } |
c74c8e665 dm: net: Adjust P... |
182 |
#else |
1adb406b0 phy: add phy_find... |
183 |
void phy_connect_dev(struct phy_device *phydev, struct eth_device *dev); |
5f184715e Create PHY Lib fo... |
184 185 186 |
struct phy_device *phy_connect(struct mii_dev *bus, int addr, struct eth_device *dev, phy_interface_t interface); |
eef0b8a93 net: phy: add ofn... |
187 188 189 190 |
static inline ofnode phy_get_ofnode(struct phy_device *phydev) { return ofnode_null(); } |
c74c8e665 dm: net: Adjust P... |
191 |
#endif |
5f184715e Create PHY Lib fo... |
192 193 194 195 |
int phy_startup(struct phy_device *phydev); int phy_config(struct phy_device *phydev); int phy_shutdown(struct phy_device *phydev); int phy_register(struct phy_driver *drv); |
b18acb0a1 drivers/net/phy: ... |
196 |
int phy_set_supported(struct phy_device *phydev, u32 max_speed); |
5f184715e Create PHY Lib fo... |
197 |
int genphy_config_aneg(struct phy_device *phydev); |
8682aba7d net: phy: add sup... |
198 |
int genphy_restart_aneg(struct phy_device *phydev); |
5f184715e Create PHY Lib fo... |
199 |
int genphy_update_link(struct phy_device *phydev); |
e2043f5c2 phy: export genph... |
200 |
int genphy_parse_link(struct phy_device *phydev); |
5f184715e Create PHY Lib fo... |
201 202 203 204 205 206 207 |
int genphy_config(struct phy_device *phydev); int genphy_startup(struct phy_device *phydev); int genphy_shutdown(struct phy_device *phydev); int gen10g_config(struct phy_device *phydev); int gen10g_startup(struct phy_device *phydev); int gen10g_shutdown(struct phy_device *phydev); int gen10g_discover_mmds(struct phy_device *phydev); |
137963d71 net: phy: Add Bro... |
208 |
int phy_b53_init(void); |
24ae3961f net: phy: Add PHY... |
209 |
int phy_mv88e61xx_init(void); |
f7c38cf82 phylib: add suppo... |
210 |
int phy_aquantia_init(void); |
9082eeac5 phylib: Add a bun... |
211 212 |
int phy_atheros_init(void); int phy_broadcom_init(void); |
9b18e5199 net/phy: Add supp... |
213 |
int phy_cortina_init(void); |
9082eeac5 phylib: Add a bun... |
214 |
int phy_davicom_init(void); |
f485c8a35 phy: add support ... |
215 |
int phy_et1011c_init(void); |
9082eeac5 phylib: Add a bun... |
216 217 |
int phy_lxt_init(void); int phy_marvell_init(void); |
d397f7c45 net: phy: micrel:... |
218 219 |
int phy_micrel_ksz8xxx_init(void); int phy_micrel_ksz90x1_init(void); |
8995a96d1 net: phy: Add Aml... |
220 |
int phy_meson_gxl_init(void); |
9082eeac5 phylib: Add a bun... |
221 222 |
int phy_natsemi_init(void); int phy_realtek_init(void); |
b6abf5557 phy: add phy_smsc... |
223 |
int phy_smsc_init(void); |
9082eeac5 phylib: Add a bun... |
224 |
int phy_teranetics_init(void); |
721aed791 net: phy: Add sup... |
225 |
int phy_ti_init(void); |
9082eeac5 phylib: Add a bun... |
226 |
int phy_vitesse_init(void); |
ed6fad3e2 phy: Add phy driv... |
227 |
int phy_xilinx_init(void); |
a5fd13ad1 net: phy: MSCC Ad... |
228 |
int phy_mscc_init(void); |
db40c1aa1 drivers/net/phy: ... |
229 |
int phy_fixed_init(void); |
a836626cc powerpc/85xx: wai... |
230 |
|
2fb639646 wandboard: Fix sp... |
231 |
int board_phy_config(struct phy_device *phydev); |
5707d5ffd net/phy: fixup fo... |
232 |
int get_phy_id(struct mii_dev *bus, int addr, int devad, u32 *phy_id); |
2fb639646 wandboard: Fix sp... |
233 |
|
c74c8e665 dm: net: Adjust P... |
234 235 236 237 238 239 240 |
/** * phy_get_interface_by_name() - Look up a PHY interface name * * @str: PHY interface name, e.g. "mii" * @return PHY_INTERFACE_MODE_... value, or -1 if not found */ int phy_get_interface_by_name(const char *str); |
3ab72fe80 net: phy: Move is... |
241 242 243 244 245 246 247 248 249 250 |
/** * phy_interface_is_rgmii - Convenience function for testing if a PHY interface * is RGMII (all variants) * @phydev: the phy_device struct */ static inline bool phy_interface_is_rgmii(struct phy_device *phydev) { return phydev->interface >= PHY_INTERFACE_MODE_RGMII && phydev->interface <= PHY_INTERFACE_MODE_RGMII_TXID; } |
3c221af3c net: phy: Add phy... |
251 252 253 254 255 256 257 258 259 260 |
/** * phy_interface_is_sgmii - Convenience function for testing if a PHY interface * is SGMII (all variants) * @phydev: the phy_device struct */ static inline bool phy_interface_is_sgmii(struct phy_device *phydev) { return phydev->interface >= PHY_INTERFACE_MODE_SGMII && phydev->interface <= PHY_INTERFACE_MODE_QSGMII; } |
a836626cc powerpc/85xx: wai... |
261 |
/* PHY UIDs for various PHYs that are referenced in external code */ |
1ddcf5edb net/phy: Add phy-... |
262 263 264 265 |
#define PHY_UID_CS4340 0x13e51002 #define PHY_UID_CS4223 0x03e57003 #define PHY_UID_TN2020 0x00a19410 #define PHY_UID_IN112525_S03 0x02107440 |
a836626cc powerpc/85xx: wai... |
266 |
|
5f184715e Create PHY Lib fo... |
267 |
#endif |