Eric Lee / smarc-uboot

Blame view

drivers/misc/rockchip-efuse.c 4 KB
edit raw normal view history
83d290c56   Tom Rini   SPDX: Convert all... 
1
 
  // SPDX-License-Identifier: GPL-2.0+
49cd8e85e   Philipp Tomsich   rockchip: efuse: ... 
2
3
4
5
6
 
  /*
   * eFuse driver for Rockchip devices
   *
   * Copyright 2017, Theobroma Systems Design und Consulting GmbH
   * Written by Philipp Tomsich <philipp.tomsich@theobroma-systems.com>
49cd8e85e   Philipp Tomsich   rockchip: efuse: ... 
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
 
   */
  
  #include <common.h>
  #include <asm/io.h>
  #include <command.h>
  #include <display_options.h>
  #include <dm.h>
  #include <linux/bitops.h>
  #include <linux/delay.h>
  #include <misc.h>
  
  #define RK3399_A_SHIFT          16
  #define RK3399_A_MASK           0x3ff
  #define RK3399_NFUSES           32
  #define RK3399_BYTES_PER_FUSE   4
  #define RK3399_STROBSFTSEL      BIT(9)
  #define RK3399_RSB              BIT(7)
  #define RK3399_PD               BIT(5)
  #define RK3399_PGENB            BIT(3)
  #define RK3399_LOAD             BIT(2)
  #define RK3399_STROBE           BIT(1)
  #define RK3399_CSB              BIT(0)
  
  struct rockchip_efuse_regs {
  	u32 ctrl;      /* 0x00  efuse control register */
  	u32 dout;      /* 0x04  efuse data out register */
  	u32 rf;        /* 0x08  efuse redundancy bit used register */
  	u32 _rsvd0;
  	u32 jtag_pass; /* 0x10  JTAG password */
  	u32 strobe_finish_ctrl;
  		       /* 0x14	efuse strobe finish control register */
  };
  
  struct rockchip_efuse_platdata {
  	void __iomem *base;
  	struct clk *clk;
  };
  
  #if defined(DEBUG)
  static int dump_efuses(cmd_tbl_t *cmdtp, int flag,
  		       int argc, char * const argv[])
  {
  	/*
  	 * N.B.: This function is tailored towards the RK3399 and assumes that
  	 *       there's always 32 fuses x 32 bits (i.e. 128 bytes of data) to
  	 *       be read.
  	 */
  
  	struct udevice *dev;
  	u8 fuses[128];
  	int ret;
  
  	/* retrieve the device */
  	ret = uclass_get_device_by_driver(UCLASS_MISC,
  					  DM_GET_DRIVER(rockchip_efuse), &dev);
  	if (ret) {
  		printf("%s: no misc-device found
  ", __func__);
  		return 0;
  	}
  
  	ret = misc_read(dev, 0, &fuses, sizeof(fuses));
8729b1ae2   Simon Glass   misc: Update read... 
69
 
  	if (ret < 0) {
49cd8e85e   Philipp Tomsich   rockchip: efuse: ... 
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
 
  		printf("%s: misc_read failed
  ", __func__);
  		return 0;
  	}
  
  	printf("efuse-contents:
  ");
  	print_buffer(0, fuses, 1, 128, 16);
  
  	return 0;
  }
  
  U_BOOT_CMD(
  	rk3399_dump_efuses, 1, 1, dump_efuses,
  	"Dump the content of the efuses",
  	""
  );
  #endif
  
  static int rockchip_rk3399_efuse_read(struct udevice *dev, int offset,
  				      void *buf, int size)
  {
  	struct rockchip_efuse_platdata *plat = dev_get_platdata(dev);
  	struct rockchip_efuse_regs *efuse =
  		(struct rockchip_efuse_regs *)plat->base;
  
  	unsigned int addr_start, addr_end, addr_offset;
  	u32 out_value;
  	u8  bytes[RK3399_NFUSES * RK3399_BYTES_PER_FUSE];
  	int i = 0;
  	u32 addr;
  
  	addr_start = offset / RK3399_BYTES_PER_FUSE;
  	addr_offset = offset % RK3399_BYTES_PER_FUSE;
  	addr_end = DIV_ROUND_UP(offset + size, RK3399_BYTES_PER_FUSE);
  
  	/* cap to the size of the efuse block */
  	if (addr_end > RK3399_NFUSES)
  		addr_end = RK3399_NFUSES;
  
  	writel(RK3399_LOAD | RK3399_PGENB | RK3399_STROBSFTSEL | RK3399_RSB,
  	       &efuse->ctrl);
  	udelay(1);
  	for (addr = addr_start; addr < addr_end; addr++) {
  		setbits_le32(&efuse->ctrl,
  			     RK3399_STROBE | (addr << RK3399_A_SHIFT));
  		udelay(1);
  		out_value = readl(&efuse->dout);
  		clrbits_le32(&efuse->ctrl, RK3399_STROBE);
  		udelay(1);
  
  		memcpy(&bytes[i], &out_value, RK3399_BYTES_PER_FUSE);
  		i += RK3399_BYTES_PER_FUSE;
  	}
  
  	/* Switch to standby mode */
  	writel(RK3399_PD | RK3399_CSB, &efuse->ctrl);
  
  	memcpy(buf, bytes + addr_offset, size);
  
  	return 0;
  }
  
  static int rockchip_efuse_read(struct udevice *dev, int offset,
  			       void *buf, int size)
  {
  	return rockchip_rk3399_efuse_read(dev, offset, buf, size);
  }
  
  static const struct misc_ops rockchip_efuse_ops = {
  	.read = rockchip_efuse_read,
  };
  
  static int rockchip_efuse_ofdata_to_platdata(struct udevice *dev)
  {
  	struct rockchip_efuse_platdata *plat = dev_get_platdata(dev);
f6230a005   Philipp Tomsich   rockchip: efuse: ... 
146
 
  	plat->base = dev_read_addr_ptr(dev);
49cd8e85e   Philipp Tomsich   rockchip: efuse: ... 
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
 
  	return 0;
  }
  
  static const struct udevice_id rockchip_efuse_ids[] = {
  	{ .compatible = "rockchip,rk3399-efuse" },
  	{}
  };
  
  U_BOOT_DRIVER(rockchip_efuse) = {
  	.name = "rockchip_efuse",
  	.id = UCLASS_MISC,
  	.of_match = rockchip_efuse_ids,
  	.ofdata_to_platdata = rockchip_efuse_ofdata_to_platdata,
  	.platdata_auto_alloc_size = sizeof(struct rockchip_efuse_platdata),
  	.ops = &rockchip_efuse_ops,
  };