Blame view
arch/arm/dts/ast2500-u-boot.dtsi
1.07 KB
14e4b1497 aspeed: Add basic... |
1 |
#include <dt-bindings/clock/ast2500-scu.h> |
c93adc08f aspeed: Device Tr... |
2 |
#include <dt-bindings/reset/ast2500-reset.h> |
14e4b1497 aspeed: Add basic... |
3 4 5 6 7 8 9 10 11 12 13 |
#include "ast2500.dtsi" / { scu: clock-controller@1e6e2000 { compatible = "aspeed,ast2500-scu"; reg = <0x1e6e2000 0x1000>; u-boot,dm-pre-reloc; #clock-cells = <1>; #reset-cells = <1>; }; |
c93adc08f aspeed: Device Tr... |
14 15 16 17 18 19 |
rst: reset-controller { u-boot,dm-pre-reloc; compatible = "aspeed,ast2500-reset"; aspeed,wdt = <&wdt1>; #reset-cells = <1>; }; |
14e4b1497 aspeed: Add basic... |
20 21 22 23 24 |
sdrammc: sdrammc@1e6e0000 { u-boot,dm-pre-reloc; compatible = "aspeed,ast2500-sdrammc"; reg = <0x1e6e0000 0x174 0x1e6e0200 0x1d4 >; |
c93adc08f aspeed: Device Tr... |
25 |
#reset-cells = <1>; |
14e4b1497 aspeed: Add basic... |
26 |
clocks = <&scu PLL_MPLL>; |
c93adc08f aspeed: Device Tr... |
27 |
resets = <&rst AST_RESET_SDRAM>; |
14e4b1497 aspeed: Add basic... |
28 29 30 31 32 33 34 |
}; ahb { u-boot,dm-pre-reloc; apb { u-boot,dm-pre-reloc; |
d5c16d009 aspeed: Cleanup a... |
35 |
}; |
14e4b1497 aspeed: Add basic... |
36 |
|
d5c16d009 aspeed: Cleanup a... |
37 38 |
}; }; |
14e4b1497 aspeed: Add basic... |
39 |
|
d5c16d009 aspeed: Cleanup a... |
40 41 42 |
&uart1 { clocks = <&scu PCLK_UART1>; }; |
14e4b1497 aspeed: Add basic... |
43 |
|
d5c16d009 aspeed: Cleanup a... |
44 45 46 |
&uart2 { clocks = <&scu PCLK_UART2>; }; |
14e4b1497 aspeed: Add basic... |
47 |
|
d5c16d009 aspeed: Cleanup a... |
48 49 50 |
&uart3 { clocks = <&scu PCLK_UART3>; }; |
14e4b1497 aspeed: Add basic... |
51 |
|
d5c16d009 aspeed: Cleanup a... |
52 53 54 |
&uart4 { clocks = <&scu PCLK_UART4>; }; |
14e4b1497 aspeed: Add basic... |
55 |
|
d5c16d009 aspeed: Cleanup a... |
56 57 58 59 60 61 |
&uart5 { clocks = <&scu PCLK_UART5>; }; &timer { u-boot,dm-pre-reloc; |
14e4b1497 aspeed: Add basic... |
62 |
}; |
3b95902d4 aspeed: Add suppo... |
63 64 65 66 67 68 69 70 |
&mac0 { clocks = <&scu PCLK_MAC1>, <&scu PLL_D2PLL>; }; &mac1 { clocks = <&scu PCLK_MAC2>, <&scu PLL_D2PLL>; }; |