Blame view
arch/arm/dts/stm32h743-pinctrl.dtsi
7.62 KB
d983a0f00 ARM: DTS: stm32: ... |
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 |
/* * Copyright 2017 - Alexandre Torgue <alexandre.torgue@st.com> * * This file is dual-licensed: you can use it either under the terms * of the GPL or the X11 license, at your option. Note that this dual * licensing only applies to this file, and not this project as a * whole. * * a) This file is free software; you can redistribute it and/or * modify it under the terms of the GNU General Public License as * published by the Free Software Foundation; either version 2 of the * License, or (at your option) any later version. * * This file is distributed in the hope that it will be useful, * but WITHOUT ANY WARRANTY; without even the implied warranty of * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the * GNU General Public License for more details. * * Or, alternatively, * * b) Permission is hereby granted, free of charge, to any person * obtaining a copy of this software and associated documentation * files (the "Software"), to deal in the Software without * restriction, including without limitation the rights to use, * copy, modify, merge, publish, distribute, sublicense, and/or * sell copies of the Software, and to permit persons to whom the * Software is furnished to do so, subject to the following * conditions: * * The above copyright notice and this permission notice shall be * included in all copies or substantial portions of the Software. * * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR * OTHER DEALINGS IN THE SOFTWARE. */ #include <dt-bindings/pinctrl/stm32h7-pinfunc.h> / { soc { pin-controller { #address-cells = <1>; #size-cells = <1>; compatible = "st,stm32h743-pinctrl"; ranges = <0 0x58020000 0x3000>; pins-are-numbered; gpioa: gpio@58020000 { gpio-controller; #gpio-cells = <2>; |
a1e384b4d ARM: DTS: stm32: ... |
57 |
compatible = "st,stm32-gpio"; |
d983a0f00 ARM: DTS: stm32: ... |
58 |
reg = <0x0 0x400>; |
a1e384b4d ARM: DTS: stm32: ... |
59 |
clocks = <&rcc GPIOA_CK>; |
d983a0f00 ARM: DTS: stm32: ... |
60 61 62 63 64 65 |
st,bank-name = "GPIOA"; }; gpiob: gpio@58020400 { gpio-controller; #gpio-cells = <2>; |
a1e384b4d ARM: DTS: stm32: ... |
66 |
compatible = "st,stm32-gpio"; |
d983a0f00 ARM: DTS: stm32: ... |
67 |
reg = <0x400 0x400>; |
a1e384b4d ARM: DTS: stm32: ... |
68 |
clocks = <&rcc GPIOB_CK>; |
d983a0f00 ARM: DTS: stm32: ... |
69 70 71 72 73 74 |
st,bank-name = "GPIOB"; }; gpioc: gpio@58020800 { gpio-controller; #gpio-cells = <2>; |
a1e384b4d ARM: DTS: stm32: ... |
75 |
compatible = "st,stm32-gpio"; |
d983a0f00 ARM: DTS: stm32: ... |
76 |
reg = <0x800 0x400>; |
a1e384b4d ARM: DTS: stm32: ... |
77 |
clocks = <&rcc GPIOC_CK>; |
d983a0f00 ARM: DTS: stm32: ... |
78 79 80 81 82 83 |
st,bank-name = "GPIOC"; }; gpiod: gpio@58020c00 { gpio-controller; #gpio-cells = <2>; |
a1e384b4d ARM: DTS: stm32: ... |
84 |
compatible = "st,stm32-gpio"; |
d983a0f00 ARM: DTS: stm32: ... |
85 |
reg = <0xc00 0x400>; |
a1e384b4d ARM: DTS: stm32: ... |
86 |
clocks = <&rcc GPIOD_CK>; |
d983a0f00 ARM: DTS: stm32: ... |
87 88 89 90 91 92 |
st,bank-name = "GPIOD"; }; gpioe: gpio@58021000 { gpio-controller; #gpio-cells = <2>; |
a1e384b4d ARM: DTS: stm32: ... |
93 |
compatible = "st,stm32-gpio"; |
d983a0f00 ARM: DTS: stm32: ... |
94 |
reg = <0x1000 0x400>; |
a1e384b4d ARM: DTS: stm32: ... |
95 |
clocks = <&rcc GPIOE_CK>; |
d983a0f00 ARM: DTS: stm32: ... |
96 97 98 99 100 101 |
st,bank-name = "GPIOE"; }; gpiof: gpio@58021400 { gpio-controller; #gpio-cells = <2>; |
a1e384b4d ARM: DTS: stm32: ... |
102 |
compatible = "st,stm32-gpio"; |
d983a0f00 ARM: DTS: stm32: ... |
103 |
reg = <0x1400 0x400>; |
a1e384b4d ARM: DTS: stm32: ... |
104 |
clocks = <&rcc GPIOF_CK>; |
d983a0f00 ARM: DTS: stm32: ... |
105 106 107 108 109 110 |
st,bank-name = "GPIOF"; }; gpiog: gpio@58021800 { gpio-controller; #gpio-cells = <2>; |
a1e384b4d ARM: DTS: stm32: ... |
111 |
compatible = "st,stm32-gpio"; |
d983a0f00 ARM: DTS: stm32: ... |
112 |
reg = <0x1800 0x400>; |
a1e384b4d ARM: DTS: stm32: ... |
113 |
clocks = <&rcc GPIOG_CK>; |
d983a0f00 ARM: DTS: stm32: ... |
114 115 116 117 118 119 |
st,bank-name = "GPIOG"; }; gpioh: gpio@58021c00 { gpio-controller; #gpio-cells = <2>; |
a1e384b4d ARM: DTS: stm32: ... |
120 |
compatible = "st,stm32-gpio"; |
d983a0f00 ARM: DTS: stm32: ... |
121 |
reg = <0x1c00 0x400>; |
a1e384b4d ARM: DTS: stm32: ... |
122 |
clocks = <&rcc GPIOH_CK>; |
d983a0f00 ARM: DTS: stm32: ... |
123 124 125 126 127 128 |
st,bank-name = "GPIOH"; }; gpioi: gpio@58022000 { gpio-controller; #gpio-cells = <2>; |
a1e384b4d ARM: DTS: stm32: ... |
129 |
compatible = "st,stm32-gpio"; |
d983a0f00 ARM: DTS: stm32: ... |
130 |
reg = <0x2000 0x400>; |
a1e384b4d ARM: DTS: stm32: ... |
131 |
clocks = <&rcc GPIOI_CK>; |
d983a0f00 ARM: DTS: stm32: ... |
132 133 134 135 136 137 |
st,bank-name = "GPIOI"; }; gpioj: gpio@58022400 { gpio-controller; #gpio-cells = <2>; |
a1e384b4d ARM: DTS: stm32: ... |
138 |
compatible = "st,stm32-gpio"; |
d983a0f00 ARM: DTS: stm32: ... |
139 |
reg = <0x2400 0x400>; |
a1e384b4d ARM: DTS: stm32: ... |
140 |
clocks = <&rcc GPIOJ_CK>; |
d983a0f00 ARM: DTS: stm32: ... |
141 142 143 144 145 146 |
st,bank-name = "GPIOJ"; }; gpiok: gpio@58022800 { gpio-controller; #gpio-cells = <2>; |
a1e384b4d ARM: DTS: stm32: ... |
147 |
compatible = "st,stm32-gpio"; |
d983a0f00 ARM: DTS: stm32: ... |
148 |
reg = <0x2800 0x400>; |
a1e384b4d ARM: DTS: stm32: ... |
149 |
clocks = <&rcc GPIOK_CK>; |
d983a0f00 ARM: DTS: stm32: ... |
150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 |
st,bank-name = "GPIOK"; }; usart1_pins: usart1@0 { pins1 { pinmux = <STM32H7_PB14_FUNC_USART1_TX>; bias-disable; drive-push-pull; slew-rate = <0>; }; pins2 { pinmux = <STM32H7_PB15_FUNC_USART1_RX>; bias-disable; }; }; usart2_pins: usart2@0 { pins1 { pinmux = <STM32H7_PD5_FUNC_USART2_TX>; bias-disable; drive-push-pull; slew-rate = <0>; }; pins2 { pinmux = <STM32H7_PD6_FUNC_USART2_RX>; bias-disable; }; }; |
a1e384b4d ARM: DTS: stm32: ... |
178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 |
fmc_pins: fmc@0 { pins { pinmux = <STM32H7_PD0_FUNC_FMC_D2_FMC_DA2>, <STM32H7_PD1_FUNC_FMC_D3_FMC_DA3>, <STM32H7_PD8_FUNC_FMC_D13_FMC_DA13>, <STM32H7_PD9_FUNC_FMC_D14_FMC_DA14>, <STM32H7_PD10_FUNC_FMC_D15_FMC_DA15>, <STM32H7_PD14_FUNC_FMC_D0_FMC_DA0>, <STM32H7_PD15_FUNC_FMC_D1_FMC_DA1>, <STM32H7_PE0_FUNC_FMC_NBL0>, <STM32H7_PE1_FUNC_FMC_NBL1>, <STM32H7_PE7_FUNC_FMC_D4_FMC_DA4>, <STM32H7_PE8_FUNC_FMC_D5_FMC_DA5>, <STM32H7_PE9_FUNC_FMC_D6_FMC_DA6>, <STM32H7_PE10_FUNC_FMC_D7_FMC_DA7>, <STM32H7_PE11_FUNC_FMC_D8_FMC_DA8>, <STM32H7_PE12_FUNC_FMC_D9_FMC_DA9>, <STM32H7_PE13_FUNC_FMC_D10_FMC_DA10>, <STM32H7_PE14_FUNC_FMC_D11_FMC_DA11>, <STM32H7_PE15_FUNC_FMC_D12_FMC_DA12>, <STM32H7_PF0_FUNC_FMC_A0>, <STM32H7_PF1_FUNC_FMC_A1>, <STM32H7_PF2_FUNC_FMC_A2>, <STM32H7_PF3_FUNC_FMC_A3>, <STM32H7_PF4_FUNC_FMC_A4>, <STM32H7_PF5_FUNC_FMC_A5>, <STM32H7_PF11_FUNC_FMC_SDNRAS>, <STM32H7_PF12_FUNC_FMC_A6>, <STM32H7_PF13_FUNC_FMC_A7>, <STM32H7_PF14_FUNC_FMC_A8>, <STM32H7_PF15_FUNC_FMC_A9>, <STM32H7_PG0_FUNC_FMC_A10>, <STM32H7_PG1_FUNC_FMC_A11>, <STM32H7_PG2_FUNC_FMC_A12>, <STM32H7_PG4_FUNC_FMC_A14_FMC_BA0>, <STM32H7_PG5_FUNC_FMC_A15_FMC_BA1>, <STM32H7_PG8_FUNC_FMC_SDCLK>, <STM32H7_PG15_FUNC_FMC_SDNCAS>, <STM32H7_PH5_FUNC_FMC_SDNWE>, <STM32H7_PH6_FUNC_FMC_SDNE1>, <STM32H7_PH7_FUNC_FMC_SDCKE1>, <STM32H7_PH8_FUNC_FMC_D16>, <STM32H7_PH9_FUNC_FMC_D17>, <STM32H7_PH10_FUNC_FMC_D18>, <STM32H7_PH11_FUNC_FMC_D19>, <STM32H7_PH12_FUNC_FMC_D20>, <STM32H7_PH13_FUNC_FMC_D21>, <STM32H7_PH14_FUNC_FMC_D22>, <STM32H7_PH15_FUNC_FMC_D23>, <STM32H7_PI0_FUNC_FMC_D24>, <STM32H7_PI1_FUNC_FMC_D25>, <STM32H7_PI2_FUNC_FMC_D26>, <STM32H7_PI3_FUNC_FMC_D27>, <STM32H7_PI4_FUNC_FMC_NBL2>, <STM32H7_PI5_FUNC_FMC_NBL3>, <STM32H7_PI6_FUNC_FMC_D28>, <STM32H7_PI7_FUNC_FMC_D29>, <STM32H7_PI9_FUNC_FMC_D30>, <STM32H7_PI10_FUNC_FMC_D31>; slew-rate = <3>; }; }; |
eccac3e12 ARM: DTS: stm32: ... |
247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 |
sdmmc1_pins: sdmmc@0 { pins { pinmux = <STM32H7_PC8_FUNC_SDMMC1_D0>, <STM32H7_PC9_FUNC_SDMMC1_D1>, <STM32H7_PC10_FUNC_SDMMC1_D2>, <STM32H7_PC11_FUNC_SDMMC1_D3>, <STM32H7_PC12_FUNC_SDMMC1_CK>, <STM32H7_PD2_FUNC_SDMMC1_CMD>; slew-rate = <3>; drive-push-pull; bias-disable; }; }; |
d8f69e563 ARM: DTS: stm32: ... |
262 263 264 265 266 267 268 269 270 271 272 |
pinctrl_sdmmc1_level_shifter: sdmmc0_ls@0 { pins { pinmux = <STM32H7_PB8_FUNC_SDMMC1_CKIN>, <STM32H7_PB9_FUNC_SDMMC1_CDIR>, <STM32H7_PC6_FUNC_SDMMC1_D0DIR>, <STM32H7_PC7_FUNC_SDMMC1_D123DIR>; drive-push-pull; slew-rate = <3>; }; }; |
d983a0f00 ARM: DTS: stm32: ... |
273 274 275 |
}; }; }; |