Blame view
include/configs/rk3368_common.h
1.23 KB
37a0c6008 rockchip: rk3368:... |
1 2 3 4 5 6 7 8 |
/* * Copyright (c) 2016 Andreas Färber * * SPDX-License-Identifier: GPL-2.0+ */ #ifndef __CONFIG_RK3368_COMMON_H #define __CONFIG_RK3368_COMMON_H |
e3e842f17 rockchip: configs... |
9 |
#include "rockchip-common.h" |
37a0c6008 rockchip: rk3368:... |
10 11 12 13 |
#define CONFIG_SYS_CACHELINE_SIZE 64 #include <asm/arch/hardware.h> #include <linux/sizes.h> |
6d1970fa8 rockchip: add sdr... |
14 15 |
#define CONFIG_SYS_SDRAM_BASE 0 #define SDRAM_MAX_SIZE 0xff000000 |
37a0c6008 rockchip: rk3368:... |
16 |
#define CONFIG_NR_DRAM_BANKS 1 |
37a0c6008 rockchip: rk3368:... |
17 18 19 20 |
#define CONFIG_BAUDRATE 115200 #define CONFIG_SYS_MALLOC_LEN (32 << 20) #define CONFIG_SYS_CBSIZE 1024 #define CONFIG_SKIP_LOWLEVEL_INIT |
e78b04f9d rockchip: rk3368:... |
21 |
#define COUNTER_FREQUENCY 24000000 |
37a0c6008 rockchip: rk3368:... |
22 |
#define CONFIG_SYS_NS16550_MEM32 |
37a0c6008 rockchip: rk3368:... |
23 24 |
#define CONFIG_SYS_INIT_SP_ADDR 0x00300000 #define CONFIG_SYS_LOAD_ADDR 0x00280000 |
c61177aa1 rockchip: rk3368:... |
25 26 27 28 |
#define CONFIG_SPL_TEXT_BASE 0x00000000 #define CONFIG_SPL_MAX_SIZE 0x40000 #define CONFIG_SPL_BSS_START_ADDR 0x400000 #define CONFIG_SPL_BSS_MAX_SIZE 0x20000 |
37a0c6008 rockchip: rk3368:... |
29 30 31 32 33 34 35 36 37 |
#define CONFIG_BOUNCE_BUFFER #ifndef CONFIG_SPL_BUILD #define ENV_MEM_LAYOUT_SETTINGS \ "scriptaddr=0x00500000\0" \ "pxefile_addr_r=0x00600000\0" \ "fdt_addr_r=0x5600000\0" \ "kernel_addr_r=0x280000\0" \ "ramdisk_addr_r=0x5bf0000\0" |
37a0c6008 rockchip: rk3368:... |
38 39 40 |
#include <config_distro_bootcmd.h> #define CONFIG_EXTRA_ENV_SETTINGS \ |
ffaefb885 rockchip: rk3368:... |
41 |
ENV_MEM_LAYOUT_SETTINGS \ |
37a0c6008 rockchip: rk3368:... |
42 43 44 45 46 |
BOOTENV #endif #endif |