Blame view
include/configs/tao3530.h
6.56 KB
550e3756c arm, omap3: Add s... |
1 2 3 4 5 6 7 |
/* * Configuration settings for the TechNexion TAO-3530 SOM * equipped on Thunder baseboard. * * Edward Lin <linuxfae@technexion.com> * Tapani Utriainen <linuxfae@technexion.com> * |
a9f524904 arm: omap3: Add S... |
8 9 |
* Copyright (C) 2013 Stefan Roese <sr@denx.de> * |
550e3756c arm, omap3: Add s... |
10 11 12 13 14 15 16 17 18 |
* SPDX-License-Identifier: GPL-2.0+ */ #ifndef __CONFIG_H #define __CONFIG_H /* * High Level Configuration Options */ |
550e3756c arm, omap3: Add s... |
19 |
|
550e3756c arm, omap3: Add s... |
20 |
#include <asm/arch/cpu.h> /* get chip and board defs */ |
987ec5851 ARM: OMAP3: Renam... |
21 |
#include <asm/arch/omap.h> |
550e3756c arm, omap3: Add s... |
22 |
|
550e3756c arm, omap3: Add s... |
23 24 25 26 27 |
/* Clock Defines */ #define V_OSCK 26000000 /* Clock output from T2 */ #define V_SCLK (V_OSCK >> 1) #define CONFIG_MISC_INIT_R |
550e3756c arm, omap3: Add s... |
28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 |
#define CONFIG_CMDLINE_TAG #define CONFIG_SETUP_MEMORY_TAGS #define CONFIG_INITRD_TAG #define CONFIG_REVISION_TAG /* * Size of malloc() pool */ #define CONFIG_SYS_MALLOC_LEN (4 << 20) #define CONFIG_ENV_SIZE (128 << 10) /* 128 KiB sector */ /* * Hardware drivers */ /* * NS16550 Configuration */ #define V_NS16550_CLK 48000000 /* 48MHz (APLL96/2) */ |
550e3756c arm, omap3: Add s... |
47 48 49 50 51 52 53 54 55 56 57 58 |
#define CONFIG_SYS_NS16550_SERIAL #define CONFIG_SYS_NS16550_REG_SIZE (-4) #define CONFIG_SYS_NS16550_CLK V_NS16550_CLK /* * select serial console configuration */ #define CONFIG_CONS_INDEX 3 #define CONFIG_SYS_NS16550_COM3 OMAP34XX_UART3 /* allow to overwrite serial and ethaddr */ #define CONFIG_ENV_OVERWRITE |
550e3756c arm, omap3: Add s... |
59 60 |
/* commands to include */ |
550e3756c arm, omap3: Add s... |
61 |
#define CONFIG_MTD_DEVICE /* needed for mtdparts commands */ |
550e3756c arm, omap3: Add s... |
62 |
|
550e3756c arm, omap3: Add s... |
63 |
#define CONFIG_SYS_I2C |
550e3756c arm, omap3: Add s... |
64 65 66 67 68 |
#define CONFIG_I2C_MULTI_BUS /* * TWL4030 */ |
550e3756c arm, omap3: Add s... |
69 70 71 72 73 |
#define CONFIG_TWL4030_LED /* * Board NAND Info. */ |
550e3756c arm, omap3: Add s... |
74 75 76 77 78 |
#define CONFIG_SYS_NAND_ADDR NAND_BASE /* physical address */ /* to access nand */ #define CONFIG_SYS_NAND_BASE NAND_BASE /* physical address */ /* to access nand at */ /* CS0 */ |
550e3756c arm, omap3: Add s... |
79 80 81 82 |
#define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of NAND */ /* devices */ /* Environment information */ |
550e3756c arm, omap3: Add s... |
83 84 85 86 87 88 89 90 91 92 |
#define CONFIG_EXTRA_ENV_SETTINGS \ "loadaddr=0x82000000\0" \ "console=ttyO2,115200n8\0" \ "mpurate=600\0" \ "dvi_mode=omapfb.mode=dvi:1280x720-24@60\0" \ "tv_mode=omapfb.mode=tv:ntsc\0" \ "video_mode=omapdss.def_disp=lcd vram=6M omapfb.vram=0:2M,1:2M,2:2M\0" \ "lcd_mode=omapfb.mode=lcd:800x480@60 \0" \ "extra_options= \0" \ |
550e3756c arm, omap3: Add s... |
93 94 95 96 97 98 |
"mmcdev=0\0" \ "mmcroot=/dev/mmcblk0p2 rw\0" \ "mmcrootfstype=ext3 rootwait\0" \ "nandroot=ubi0:rootfs ubi.mtd=4\0" \ "nandrootfstype=ubifs\0" \ "mmcargs=setenv bootargs console=${console} " \ |
550e3756c arm, omap3: Add s... |
99 100 101 102 103 104 |
"mpurate=${mpurate} " \ "${video_mode} " \ "root=${mmcroot} " \ "rootfstype=${mmcrootfstype} " \ "${extra_options}\0" \ "nandargs=setenv bootargs console=${console} " \ |
550e3756c arm, omap3: Add s... |
105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 |
"mpurate=${mpurate} " \ "${video_mode} " \ "${network_setting} " \ "root=${nandroot} " \ "rootfstype=${nandrootfstype} "\ "${extra_options}\0" \ "loadbootscript=fatload mmc ${mmcdev} ${loadaddr} boot.scr\0" \ "bootscript=echo Running bootscript from mmc ...; " \ "source ${loadaddr}\0" \ "loaduimage=fatload mmc ${mmcdev} ${loadaddr} uImage\0" \ "mmcboot=echo Booting from mmc ...; " \ "run mmcargs; " \ "bootm ${loadaddr}\0" \ "nandboot=echo Booting from nand ...; " \ "run nandargs; " \ "nand read ${loadaddr} 280000 400000; " \ "bootm ${loadaddr}\0" \ #define CONFIG_BOOTCOMMAND \ "if mmc rescan ${mmcdev}; then " \ "if run loadbootscript; then " \ "run bootscript; " \ "else " \ "if run loaduimage; then " \ "run mmcboot; " \ "else run nandboot; " \ "fi; " \ "fi; " \ "else run nandboot; fi" /* * Miscellaneous configurable options */ |
550e3756c arm, omap3: Add s... |
138 139 |
/* turn on command-line edit/hist/auto */ |
550e3756c arm, omap3: Add s... |
140 |
|
550e3756c arm, omap3: Add s... |
141 142 143 144 145 146 147 148 |
#define CONFIG_SYS_ALT_MEMTEST 1 #define CONFIG_SYS_MEMTEST_START (0x82000000) /* memtest */ /* defaults */ #define CONFIG_SYS_MEMTEST_END (0x83FFFFFF) /* 64MB */ #define CONFIG_SYS_MEMTEST_SCRATCH (0x81000000) /* dummy address */ #define CONFIG_SYS_LOAD_ADDR (OMAP34XX_SDRC_CS0) /* default */ /* load address */ |
550e3756c arm, omap3: Add s... |
149 150 151 152 153 154 155 156 157 158 |
/* * OMAP3 has 12 GP timers, they can be driven by the system clock * (12/13/16.8/19.2/38.4MHz) or by 32KHz clock. We use 13MHz (V_SCLK). * This rate is divided by a local divisor. */ #define CONFIG_SYS_TIMERBASE (OMAP34XX_GPT2) #define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */ /* |
550e3756c arm, omap3: Add s... |
159 160 161 162 163 164 165 166 167 168 169 170 |
* Physical Memory Map */ #define CONFIG_NR_DRAM_BANKS 2 /* CS1 may or may not be populated */ #define PHYS_SDRAM_1 OMAP34XX_SDRC_CS0 #define PHYS_SDRAM_1_SIZE (32 << 20) /* at least 32 MiB */ #define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1 /* * FLASH and environment organization */ /* **** PISMO SUPPORT *** */ |
550e3756c arm, omap3: Add s... |
171 |
#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 2 sectors */ |
222a3113b ARM: omap: clean ... |
172 |
#define CONFIG_SYS_FLASH_BASE NAND_BASE |
550e3756c arm, omap3: Add s... |
173 174 175 176 |
/* Monitor at start of flash */ #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE #define CONFIG_SYS_ONENAND_BASE ONENAND_MAP |
550e3756c arm, omap3: Add s... |
177 |
#define ONENAND_ENV_OFFSET 0x260000 /* environment starts here */ |
550e3756c arm, omap3: Add s... |
178 179 |
#define CONFIG_SYS_ENV_SECT_SIZE (128 << 10) |
7672d9d58 include/configs: ... |
180 |
#define CONFIG_ENV_OFFSET 0x260000 |
550e3756c arm, omap3: Add s... |
181 182 183 184 185 186 187 188 |
#define CONFIG_ENV_ADDR CONFIG_ENV_OFFSET #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1 #define CONFIG_SYS_INIT_RAM_ADDR 0x4020f800 #define CONFIG_SYS_INIT_RAM_SIZE 0x800 #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \ CONFIG_SYS_INIT_RAM_SIZE - \ GENERATED_GBL_DATA_SIZE) |
550e3756c arm, omap3: Add s... |
189 190 191 192 193 194 195 196 |
/* * USB * * Currently only EHCI is enabled, the MUSB OTG controller * is not enabled. */ /* USB EHCI */ |
550e3756c arm, omap3: Add s... |
197 |
#define CONFIG_OMAP_EHCI_PHY1_RESET_GPIO 162 |
a9f524904 arm: omap3: Add S... |
198 |
/* Defines for SPL */ |
a9f524904 arm: omap3: Add S... |
199 |
|
e2ccdf89a MMC SD fs boot pa... |
200 |
#define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION 1 |
205b4f33c Rename some defin... |
201 |
#define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME "u-boot.img" |
a9f524904 arm: omap3: Add S... |
202 |
|
a9f524904 arm: omap3: Add S... |
203 204 205 |
#define CONFIG_SPL_NAND_BASE #define CONFIG_SPL_NAND_DRIVERS #define CONFIG_SPL_NAND_ECC |
a9f524904 arm: omap3: Add S... |
206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 |
/* NAND boot config */ #define CONFIG_SYS_NAND_5_ADDR_CYCLE #define CONFIG_SYS_NAND_PAGE_COUNT 64 #define CONFIG_SYS_NAND_PAGE_SIZE 2048 #define CONFIG_SYS_NAND_OOBSIZE 64 #define CONFIG_SYS_NAND_BLOCK_SIZE (128 * 1024) #define CONFIG_SYS_NAND_BAD_BLOCK_POS NAND_LARGE_BADBLOCK_POS /* * Use the ECC/OOB layout from omap_gpmc.h that matches your chip: * SP vs LP, 8bit vs 16bit: GPMC_NAND_HW_ECC_LAYOUT */ #define CONFIG_SYS_NAND_ECCPOS { 2, 3, 4, 5, 6, 7, 8, 9, \ 10, 11, 12, 13 } #define CONFIG_SYS_NAND_ECCSIZE 512 #define CONFIG_SYS_NAND_ECCBYTES 3 #define CONFIG_NAND_OMAP_ECCSCHEME OMAP_ECC_HAM1_CODE_HW #define CONFIG_SYS_NAND_U_BOOT_START CONFIG_SYS_TEXT_BASE #define CONFIG_SYS_NAND_U_BOOT_OFFS 0x80000 #define CONFIG_SPL_TEXT_BASE 0x40200800 |
fa2f81b06 TI: Rework SRAM d... |
228 229 |
#define CONFIG_SPL_MAX_SIZE (SRAM_SCRATCH_SPACE_ADDR - \ CONFIG_SPL_TEXT_BASE) |
a9f524904 arm: omap3: Add S... |
230 231 232 233 234 235 |
/* * Use 0x80008000 as TEXT_BASE here for compatibility reasons with the * older x-loader implementations. And move the BSS area so that it * doesn't overlap with TEXT_BASE. */ |
a9f524904 arm: omap3: Add S... |
236 237 238 239 240 |
#define CONFIG_SPL_BSS_START_ADDR 0x80100000 #define CONFIG_SPL_BSS_MAX_SIZE 0x80000 /* 512 KB */ #define CONFIG_SYS_SPL_MALLOC_START 0x80208000 #define CONFIG_SYS_SPL_MALLOC_SIZE 0x100000 |
550e3756c arm, omap3: Add s... |
241 |
#endif /* __CONFIG_H */ |