Blame view
doc/README.mpc8641hpcn
5.88 KB
d11fec501 Add first draft o... |
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 |
Freescale MPC8641HPCN board =========================== Created 05/24/2006 Haiying Wang ------------------------------- 1. Building U-Boot ------------------ The 86xx HPCN code base is known to compile using: Binutils 2.15, Gcc 3.4.3, Glibc 2.3.3 $ make MPC8641HPCN_config Configuring for MPC8641HPCN board... $ make 2. Switch and Jumper Setting ---------------------------- Jumpers: J14 Pins 1-2 (near plcc32 socket) Switches: |
6d0f6bcf3 rename CFG_ macro... |
24 |
SW1(1-5) = 01100 CONFIG_SYS_COREPLL = 01000 :: CORE = 2:1 |
d11fec501 Add first draft o... |
25 26 27 28 29 |
01100 :: CORE = 2.5:1 10000 :: CORE = 3:1 11100 :: CORE = 3.5:1 10100 :: CORE = 4:1 01110 :: CORE = 4.5:1 |
6d0f6bcf3 rename CFG_ macro... |
30 |
SW1(6-8) = 001 CONFIG_SYS_SYSCLK = 000 :: SYSCLK = 33MHz |
d11fec501 Add first draft o... |
31 |
001 :: SYSCLK = 40MHz |
6d0f6bcf3 rename CFG_ macro... |
32 |
SW2(1-4) = 1100 CONFIG_SYS_CCBPLL = 0010 :: 2X |
d11fec501 Add first draft o... |
33 34 35 36 37 38 39 |
0100 :: 4X 0110 :: 6X 1000 :: 8X 1010 :: 10X 1100 :: 12X 1110 :: 14X 0000 :: 16X |
6d0f6bcf3 rename CFG_ macro... |
40 |
SW2(5-8) = 1110 CONFIG_SYS_BOOTLOC = 1110 :: boot 16-bit localbus |
d11fec501 Add first draft o... |
41 |
|
6d0f6bcf3 rename CFG_ macro... |
42 |
SW3(1-7) = 0011000 CONFIG_SYS_VID = 0011000 :: VCORE = 1.2V |
d11fec501 Add first draft o... |
43 44 45 |
0100000 :: VCORE = 1.11V SW3(8) = 0 VCC_PLAT = 0 :: VCC_PLAT = 1.2V 1 :: VCC_PLAT = 1.0V |
6d0f6bcf3 rename CFG_ macro... |
46 47 48 |
SW4(1-2) = 11 CONFIG_SYS_HOSTMODE = 11 :: both prots host/root SW4(3-4) = 11 CONFIG_SYS_BOOTSEQ = 11 :: no boot seq SW4(5-8) = 0011 CONFIG_SYS_IOPORT = 0011 :: both PEX |
d11fec501 Add first draft o... |
49 |
|
6d0f6bcf3 rename CFG_ macro... |
50 |
SW5(1) = 1 CONFIG_SYS_FLASHMAP = 1 :: boot from flash |
d11fec501 Add first draft o... |
51 |
0 :: boot from PromJet |
6d0f6bcf3 rename CFG_ macro... |
52 |
SW5(2) = 1 CONFIG_SYS_FLASHBANK = 1 :: swap upper/lower |
d11fec501 Add first draft o... |
53 54 |
halves (virtual banks) 0 :: normal |
6d0f6bcf3 rename CFG_ macro... |
55 56 |
SW5(3) = 0 CONFIG_SYS_FLASHWP = 0 :: not protected SW5(4) = 0 CONFIG_SYS_PORTDIV = 1 :: 2:1 for PD4 |
d11fec501 Add first draft o... |
57 |
1:1 for PD6 |
6d0f6bcf3 rename CFG_ macro... |
58 59 |
SW5(5-6) = 11 CONFIG_SYS_PIXISOPT = 11 :: s/w determined SW5(7-8) = 11 CONFIG_SYS_LADOPT = 11 :: s/w determined |
d11fec501 Add first draft o... |
60 |
|
6d0f6bcf3 rename CFG_ macro... |
61 62 63 64 65 66 |
SW6(1) = 1 CONFIG_SYS_CPUBOOT = 1 :: no boot holdoff SW6(2) = 1 CONFIG_SYS_BOOTADDR = 1 :: no traslation SW6(3-5) = 000 CONFIG_SYS_REFCLKSEL = 000 :: 100MHZ SW6(6) = 1 CONFIG_SYS_SERROM_ADDR= 1 :: SW6(7) = 1 CONFIG_SYS_MEMDEBUG = 1 :: SW6(8) = 1 CONFIG_SYS_DDRDEBUG = 1 :: |
d11fec501 Add first draft o... |
67 68 69 70 71 72 73 74 |
SW8(1) = 1 ACZ_SYNC = 1 :: 48MHz on TP49 SW8(2) = 1 ACB_SYNC = 1 :: THRMTRIP disabled SW8(3) = 1 ACZ_SDOUT = 1 :: p4 mode SW8(4) = 1 ACB_SDOUT = 1 :: PATA freq. = 133MHz SW8(5) = 0 SUSLED = 0 :: SouthBridge Mode SW8(6) = 0 SPREAD = 0 :: REFCLK SSCG Disabled SW8(7) = 1 ACPWR = 1 :: non-battery |
6d0f6bcf3 rename CFG_ macro... |
75 |
SW8(8) = 0 CONFIG_SYS_IDWP = 0 :: write enable |
d11fec501 Add first draft o... |
76 77 78 79 |
3. Flash U-Boot --------------- |
c759a01a0 mpc8641: Change 3... |
80 |
The flash range 0xEF800000 to 0xEFFFFFFF can be divided into 2 halves. |
d11fec501 Add first draft o... |
81 82 |
It is possible to use either half to boot using u-boot. Switch 5 bit 2 is used for this purpose. |
c759a01a0 mpc8641: Change 3... |
83 84 85 86 |
0xEF800000 to 0xEFBFFFFF - 4MB 0xEFC00000 to 0xEFFFFFFF - 4MB When this bit is 0, U-Boot is at 0xEFF00000. When this bit is 1, U-Boot is at 0xEFB00000. |
d11fec501 Add first draft o... |
87 88 89 |
Use the above mentioned flash commands to program the other half, and use switch 5, bit 2 to alternate between the halves. Note: The booting |
c759a01a0 mpc8641: Change 3... |
90 |
version of U-Boot will always be at 0xEFF00000. |
d11fec501 Add first draft o... |
91 |
|
c759a01a0 mpc8641: Change 3... |
92 |
To Flash U-Boot into the booting bank (0xEFC00000 - 0xEFFFFFFF): |
d11fec501 Add first draft o... |
93 94 95 |
tftp 1000000 u-boot.bin protect off all |
c759a01a0 mpc8641: Change 3... |
96 97 |
erase eff00000 +$filesize cp.b 1000000 eff00000 $filesize |
32922cdc4 mpc8641 image siz... |
98 99 100 |
or use tftpflash command: run tftpflash |
d11fec501 Add first draft o... |
101 |
|
c759a01a0 mpc8641: Change 3... |
102 |
To Flash U-boot into the alternative bank (0xEF800000 - 0xEFBFFFFF): |
d11fec501 Add first draft o... |
103 104 |
tftp 1000000 u-boot.bin |
c759a01a0 mpc8641: Change 3... |
105 106 |
erase efb00000 +$filesize cp.b 1000000 efb00000 $filesize |
d11fec501 Add first draft o... |
107 108 109 110 |
4. Memory Map ------------- |
c759a01a0 mpc8641: Change 3... |
111 |
NOTE: RIO and PCI are mutually exclusive, so they share an address |
d11fec501 Add first draft o... |
112 |
|
3111d32c4 mpc8641: Support ... |
113 114 |
For 32-bit u-boot, devices are mapped so that the virtual address == the physical address, and the map looks liks this: |
e10390ddd Fix whitespace is... |
115 |
Memory Range Device Size |
d11fec501 Add first draft o... |
116 117 |
------------ ------ ---- 0x0000_0000 0x7fff_ffff DDR 2G |
c759a01a0 mpc8641: Change 3... |
118 |
0x8000_0000 0x9fff_ffff RIO MEM 512M |
d11fec501 Add first draft o... |
119 |
0x8000_0000 0x9fff_ffff PCI1/PEX1 MEM 512M |
c759a01a0 mpc8641: Change 3... |
120 121 122 123 |
0xa000_0000 0xbfff_ffff PCI2/PEX2 MEM 512M 0xffe0_0000 0xffef_ffff CCSR 1M 0xffdf_0000 0xffdf_7fff PIXIS 8K 0xffdf_8000 0xffdf_ffff CF 8K |
d11fec501 Add first draft o... |
124 |
0xf840_0000 0xf840_3fff Stack space 32K |
c759a01a0 mpc8641: Change 3... |
125 126 127 |
0xffc0_0000 0xffc0_ffff PCI1/PEX1 IO 64K 0xffc1_0000 0xffc1_ffff PCI2/PEX2 IO 64K 0xef80_0000 0xefff_ffff Flash 8M |
3111d32c4 mpc8641: Support ... |
128 129 130 131 132 |
For 36-bit-enabled u-boot, the virtual map is the same as for 32-bit. However, the physical map is altered to reside in 36-bit space, as follows. Addresses are no longer mapped with VA == PA. All accesses from software use the VA; the PA is only used for setting up windows |
29382d406 mpc8641: Fix erro... |
133 134 |
and mappings. Note that with the exception of PCI MEM and RIO, the low 32 bits are the same as the VA above; only the top 4 bits vary: |
3111d32c4 mpc8641: Support ... |
135 136 137 138 |
Memory Range Device Size ------------ ------ ---- 0x0_0000_0000 0x0_7fff_ffff DDR 2G |
29382d406 mpc8641: Fix erro... |
139 140 141 |
0xc_0000_0000 0xc_1fff_ffff RIO MEM 512M 0xc_0000_0000 0xc_1fff_ffff PCI1/PEX1 MEM 512M 0xc_2000_0000 0xc_3fff_ffff PCI2/PEX2 MEM 512M |
3111d32c4 mpc8641: Support ... |
142 143 144 145 146 147 148 |
0xf_ffe0_0000 0xf_ffef_ffff CCSR 1M 0xf_ffdf_0000 0xf_ffdf_7fff PIXIS 8K 0xf_ffdf_8000 0xf_ffdf_ffff CF 8K 0x0_f840_0000 0xf_f840_3fff Stack space 32K 0xf_ffc0_0000 0xf_ffc0_ffff PCI1/PEX1 IO 64K 0xf_ffc1_0000 0xf_ffc1_ffff PCI2/PEX2 IO 64K 0xf_ef80_0000 0xf_efff_ffff Flash 8M |
3d98b8580 Add PIXIS FPGA su... |
149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 |
5. pixis_reset command -------------------- A new command, "pixis_reset", is introduced to reset mpc8641hpcn board using the FPGA sequencer. When the board restarts, it has the option of using either the current or alternate flash bank as the boot image, with or without the watchdog timer enabled, and finally with or without frequency changes. Usage is; pixis_reset pixis_reset altbank pixis_reset altbank wd pixis_reset altbank cf <SYSCLK freq> <COREPLL ratio> <MPXPLL ratio> pixis_reset cf <SYSCLK freq> <COREPLL ratio> <MPXPLL ratio> Examples; /* reset to current bank, like "reset" command */ pixis_reset /* reset board but use the to alternate flash bank */ pixis_reset altbank /* reset board, use alternate flash bank with watchdog timer enabled*/ pixis_reset altbank wd /* reset board to alternate bank with frequency changed. * 40 is SYSCLK, 2.5 is COREPLL ratio, 10 is MPXPLL ratio */ pixis-reset altbank cf 40 2.5 10 Valid clock choices are in the 8641 Reference Manuals. |