Blame view

arch/arm/dts/fsl-ls1088a-qds.dts 1.13 KB
d41ce506b   Eric Lee   Initial Release, ...
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
  /*
   * NXP ls1088a QDS board device tree source
   *
   * Copyright 2017 NXP
   *
   * SPDX-License-Identifier:	GPL-2.0+	X11
   */
  
  /dts-v1/;
  
  #include "fsl-ls1088a.dtsi"
  
  / {
  	model = "NXP Layerscape 1088a QDS Board";
  	compatible = "fsl,ls1088a-qds", "fsl,ls1088a";
  	aliases {
  		spi0 = &qspi;
  		spi1 = &dspi;
  	};
  };
  
  &dspi {
  	bus-num = <0>;
  	status = "okay";
  
  	dflash0: n25q128a {
  		#address-cells = <1>;
  		#size-cells = <1>;
  		compatible = "spi-flash";
  		reg = <0>;
  		spi-max-frequency = <1000000>; /* input clock */
  	};
  
  	dflash1: sst25wf040b {
  		#address-cells = <1>;
  		#size-cells = <1>;
  		compatible = "spi-flash";
  		spi-max-frequency = <3500000>;
  		reg = <1>;
  	};
  
  	dflash2: en25s64 {
  		#address-cells = <1>;
  		#size-cells = <1>;
  		compatible = "spi-flash";
  		spi-max-frequency = <3500000>;
  		reg = <2>;
  	};
  };
  
  &qspi {
  	bus-num = <0>;
  	status = "okay";
  
  	qflash0: s25fs512s@0 {
  		#address-cells = <1>;
  		#size-cells = <1>;
  		compatible = "spi-flash";
  		spi-max-frequency = <50000000>;
  		reg = <0>;
  	};
  
  	qflash1: s25fs512s@1 {
  		#address-cells = <1>;
  		#size-cells = <1>;
  		compatible = "spi-flash";
  		spi-max-frequency = <50000000>;
  		reg = <1>;
  	 };
  };