Blame view

arch/arm/dts/imx7-colibri.dts 1.91 KB
d41ce506b   Eric Lee   Initial Release, ...
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
  /*
   * Copyright 2016 Toradex AG
   *
   * SPDX-License-Identifier:     GPL-2.0+ or X11
   */
  
  /dts-v1/;
  #include <dt-bindings/gpio/gpio.h>
  #include "imx7d.dtsi"
  
  / {
  	model = "Toradex Colibri iMX7S/D";
  	compatible = "toradex,imx7-colibri", "fsl,imx7";
  
  	chosen {
  		stdout-path = &uart1;
  	};
  };
  
  &i2c1 {
  	pinctrl-names = "default", "gpio";
  	pinctrl-0 = <&pinctrl_i2c1>;
  	pinctrl-1 = <&pinctrl_i2c1_gpio>;
  	sda-gpios = <&gpio1 5 GPIO_ACTIVE_LOW>;
  	scl-gpios = <&gpio1 4 GPIO_ACTIVE_LOW>;
  	status = "okay";
  
  	rn5t567@33 {
  		compatible = "ricoh,rn5t567";
  		reg = <0x33>;
  	};
  };
  
  &i2c4 {
  	pinctrl-names = "default", "gpio";
  	pinctrl-0 = <&pinctrl_i2c4>;
  	pinctrl-1 = <&pinctrl_i2c4_gpio>;
  	sda-gpios = <&gpio7 9 GPIO_ACTIVE_LOW>;
  	scl-gpios = <&gpio7 8 GPIO_ACTIVE_LOW>;
  	status = "okay";
  };
  
  &uart1 {
  	pinctrl-names = "default";
  	pinctrl-0 = <&pinctrl_uart1 &pinctrl_uart1_ctrl1>;
  	uart-has-rtscts;
  	fsl,dte-mode;
  	status = "okay";
  };
  
  &iomuxc {
  	pinctrl_i2c4: i2c4-grp {
  		fsl,pins = <
  			MX7D_PAD_ENET1_RGMII_TD3__I2C4_SDA	0x4000007f
  			MX7D_PAD_ENET1_RGMII_TD2__I2C4_SCL	0x4000007f
  		>;
  	};
  
  	pinctrl_i2c4_gpio: i2c4-gpio-grp {
  			fsl,pins = <
  			MX7D_PAD_ENET1_RGMII_TD3__GPIO7_IO9	0x4000007f
  			MX7D_PAD_ENET1_RGMII_TD2__GPIO7_IO8	0x4000007f
  		>;
  	};
  
  	pinctrl_uart1: uart1-grp {
  		fsl,pins = <
  			MX7D_PAD_UART1_TX_DATA__UART1_DTE_RX	0x79
  			MX7D_PAD_UART1_RX_DATA__UART1_DTE_TX	0x79
  			MX7D_PAD_SAI2_TX_BCLK__UART1_DTE_CTS	0x79
  			MX7D_PAD_SAI2_TX_SYNC__UART1_DTE_RTS	0x79
  		>;
  	};
  
  	pinctrl_uart1_ctrl1: uart1-ctrl1-grp {
  		fsl,pins = <
  			MX7D_PAD_SD2_DATA1__GPIO5_IO15		0x14 /* DCD */
  			MX7D_PAD_SD2_DATA0__GPIO5_IO14		0x14 /* DTR */
  		>;
  	};
  };
  
  &iomuxc_lpsr {
  	pinctrl_i2c1: i2c1-grp {
  		fsl,pins = <
  			MX7D_PAD_GPIO1_IO05__I2C1_SDA	0x4000007f
  			MX7D_PAD_GPIO1_IO04__I2C1_SCL	0x4000007f
  		>;
  	};
  
  	pinctrl_i2c1_gpio: i2c1-gpio-grp {
  		fsl,pins = <
  			MX7D_PAD_GPIO1_IO05__GPIO1_IO5	0x4000007f
  			MX7D_PAD_GPIO1_IO04__GPIO1_IO4	0x4000007f
  		>;
  	};
  };