Blame view

arch/arm/dts/zynq-zed.dts 1.01 KB
d41ce506b   Eric Lee   Initial Release, ...
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
  /*
   * Xilinx ZED board DTS
   *
   *  Copyright (C) 2011 - 2015 Xilinx
   *  Copyright (C) 2012 National Instruments Corp.
   *
   * SPDX-License-Identifier:	GPL-2.0+
   */
  /dts-v1/;
  #include "zynq-7000.dtsi"
  
  / {
  	model = "Zynq Zed Development Board";
  	compatible = "xlnx,zynq-zed", "xlnx,zynq-7000";
  
  	aliases {
  		ethernet0 = &gem0;
  		serial0 = &uart1;
  		spi0 = &qspi;
  		mmc0 = &sdhci0;
  	};
  
  	memory@0 {
  		device_type = "memory";
  		reg = <0x0 0x20000000>;
  	};
  
  	chosen {
  		bootargs = "";
  		stdout-path = "serial0:115200n8";
  	};
  
  	usb_phy0: phy0 {
  		compatible = "usb-nop-xceiv";
  		#phy-cells = <0>;
  	};
  };
  
  &clkc {
  	ps-clk-frequency = <33333333>;
  };
  
  &gem0 {
  	status = "okay";
  	phy-mode = "rgmii-id";
  	phy-handle = <&ethernet_phy>;
  
  	ethernet_phy: ethernet-phy@0 {
  		reg = <0>;
  		device_type = "ethernet-phy";
  	};
  };
  
  &qspi {
  	u-boot,dm-pre-reloc;
  	status = "okay";
  };
  
  &sdhci0 {
  	u-boot,dm-pre-reloc;
  	status = "okay";
  };
  
  &uart1 {
  	u-boot,dm-pre-reloc;
  	status = "okay";
  };
  
  &usb0 {
  	status = "okay";
  	dr_mode = "host";
  	usb-phy = <&usb_phy0>;
  };