Blame view
arch/arm/dts/zynqmp-zc1751-xm019-dc5.dts
1.42 KB
d41ce506b Initial Release, ... |
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 |
/* * dts file for Xilinx ZynqMP zc1751-xm019-dc5 * * (C) Copyright 2015, Xilinx, Inc. * * Siva Durga Prasad <siva.durga.paladugu@xilinx.com> * Michal Simek <michal.simek@xilinx.com> * * SPDX-License-Identifier: GPL-2.0+ */ /dts-v1/; #include "zynqmp.dtsi" #include "zynqmp-clk.dtsi" / { model = "ZynqMP zc1751-xm019-dc5 RevA"; compatible = "xlnx,zynqmp-zc1751", "xlnx,zynqmp"; aliases { ethernet0 = &gem1; gpio0 = &gpio; i2c0 = &i2c0; i2c1 = &i2c1; mmc0 = &sdhci0; serial0 = &uart0; serial1 = &uart1; }; chosen { bootargs = "earlycon"; stdout-path = "serial0:115200n8"; }; memory@0 { device_type = "memory"; reg = <0x0 0x0 0x0 0x80000000>, <0x8 0x00000000 0x0 0x80000000>; }; }; /* fpd_dma clk 667MHz, lpd_dma 500MHz */ &fpd_dma_chan1 { status = "okay"; }; &fpd_dma_chan2 { status = "okay"; }; &fpd_dma_chan3 { status = "okay"; }; &fpd_dma_chan4 { status = "okay"; }; &fpd_dma_chan5 { status = "okay"; }; &fpd_dma_chan6 { status = "okay"; }; &fpd_dma_chan7 { status = "okay"; }; &fpd_dma_chan8 { status = "okay"; }; &gem1 { status = "okay"; phy-handle = <&phy0>; phy-mode = "rgmii-id"; phy0: phy@0 { reg = <0>; }; }; &gpio { status = "okay"; }; /* FIXME: Add device */ &i2c0 { status = "okay"; }; /* FIXME: Add device */ &i2c1 { status = "okay"; }; &sdhci0 { status = "okay"; }; &uart0 { status = "okay"; }; &uart1 { status = "okay"; }; &watchdog0 { status = "okay"; }; |