Blame view

include/zynqmp_tap_delay.h 464 Bytes
d1f4e39d5   Siva Durga Prasad Paladugu   mmc: zynq_sdhci: ...
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
  /* SPDX-License-Identifier: GPL-2.0 */
  /*
   * Xilinx ZynqMP SoC Tap Delay Programming
   *
   * Copyright (C) 2018 Xilinx, Inc.
   */
  
  #ifndef __ZYNQMP_TAP_DELAY_H__
  #define __ZYNQMP_TAP_DELAY_H__
  
  #ifdef CONFIG_ARCH_ZYNQMP
  void zynqmp_dll_reset(u8 deviceid);
  void arasan_zynqmp_set_tapdelay(u8 device_id, u8 uhsmode, u8 bank);
  #else
  inline void zynqmp_dll_reset(u8 deviceid) {}
  inline void arasan_zynqmp_set_tapdelay(u8 device_id, u8 uhsmode, u8 bank) {}
  #endif
  
  #endif