Blame view
tools/zynqimage.c
8.06 KB
83d290c56 SPDX: Convert all... |
1 |
// SPDX-License-Identifier: GPL-2.0+ |
66eef1e78 tools: zynqimage:... |
2 3 4 |
/* * Copyright (C) 2015 Nathan Rossi <nathan@nathanrossi.com> * |
66eef1e78 tools: zynqimage:... |
5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 |
* The following Boot Header format/structures and values are defined in the * following documents: * * Xilinx Zynq-7000 Technical Reference Manual (Section 6.3) * * Xilinx Zynq-7000 Software Developers Guide (Appendix A.7 and A.8) * * Expected Header Size = 0x8C0 * Forced as 'little' endian, 32-bit words * * 0x 0 - Interrupt Table (8 words) * ... (Default value = 0xeafffffe) * 0x 1f * 0x 20 - Width Detection * * DEFAULT_WIDTHDETECTION 0xaa995566 * 0x 24 - Image Identifier * * DEFAULT_IMAGEIDENTIFIER 0x584c4e58 * 0x 28 - Encryption * * 0x00000000 - None * * 0xa5c3c5a3 - eFuse * * 0x3a5c3c5a - bbRam * 0x 2C - User Field * 0x 30 - Image Offset * 0x 34 - Image Size * 0x 38 - Reserved (0x00000000) (according to spec) * * FSBL defines this field for Image Destination Address. * 0x 3C - Image Load * 0x 40 - Image Stored Size * 0x 44 - Reserved (0x00000000) (according to spec) * * FSBL defines this field for QSPI configuration Data. * 0x 48 - Checksum * 0x 4c - Unused (21 words) * ... * 0x 9c * 0x a0 - Register Initialization, 256 Address and Data word pairs * * List is terminated with an address of 0xffffffff or * ... * at the max number of entries * 0x89c * 0x8a0 - Unused (8 words) * ... * 0x8bf * 0x8c0 - Data/Image starts here or above */ #include "imagetool.h" #include "mkimage.h" #include <image.h> #define HEADER_INTERRUPT_DEFAULT (cpu_to_le32(0xeafffffe)) #define HEADER_REGINIT_NULL (cpu_to_le32(0xffffffff)) #define HEADER_WIDTHDETECTION (cpu_to_le32(0xaa995566)) #define HEADER_IMAGEIDENTIFIER (cpu_to_le32(0x584c4e58)) enum { ENCRYPTION_EFUSE = 0xa5c3c5a3, ENCRYPTION_BBRAM = 0x3a5c3c5a, ENCRYPTION_NONE = 0x0, }; struct zynq_reginit { uint32_t address; uint32_t data; }; #define HEADER_INTERRUPT_VECTORS 8 #define HEADER_REGINITS 256 struct zynq_header { uint32_t interrupt_vectors[HEADER_INTERRUPT_VECTORS]; /* 0x0 */ uint32_t width_detection; /* 0x20 */ uint32_t image_identifier; /* 0x24 */ uint32_t encryption; /* 0x28 */ uint32_t user_field; /* 0x2c */ uint32_t image_offset; /* 0x30 */ uint32_t image_size; /* 0x34 */ uint32_t __reserved1; /* 0x38 */ uint32_t image_load; /* 0x3c */ uint32_t image_stored_size; /* 0x40 */ uint32_t __reserved2; /* 0x44 */ uint32_t checksum; /* 0x48 */ uint32_t __reserved3[21]; /* 0x4c */ struct zynq_reginit register_init[HEADER_REGINITS]; /* 0xa0 */ uint32_t __reserved4[8]; /* 0x8a0 */ }; static struct zynq_header zynqimage_header; static uint32_t zynqimage_checksum(struct zynq_header *ptr) { uint32_t checksum = 0; if (ptr == NULL) return 0; checksum += le32_to_cpu(ptr->width_detection); checksum += le32_to_cpu(ptr->image_identifier); checksum += le32_to_cpu(ptr->encryption); checksum += le32_to_cpu(ptr->user_field); checksum += le32_to_cpu(ptr->image_offset); checksum += le32_to_cpu(ptr->image_size); checksum += le32_to_cpu(ptr->__reserved1); checksum += le32_to_cpu(ptr->image_load); checksum += le32_to_cpu(ptr->image_stored_size); checksum += le32_to_cpu(ptr->__reserved2); checksum = ~checksum; return cpu_to_le32(checksum); } static void zynqimage_default_header(struct zynq_header *ptr) { int i; if (ptr == NULL) return; ptr->width_detection = HEADER_WIDTHDETECTION; ptr->image_identifier = HEADER_IMAGEIDENTIFIER; ptr->encryption = cpu_to_le32(ENCRYPTION_NONE); /* Setup not-supported/constant/reserved fields */ for (i = 0; i < HEADER_INTERRUPT_VECTORS; i++) ptr->interrupt_vectors[i] = HEADER_INTERRUPT_DEFAULT; for (i = 0; i < HEADER_REGINITS; i++) { ptr->register_init[i].address = HEADER_REGINIT_NULL; ptr->register_init[i].data = HEADER_REGINIT_NULL; } /* * Certain reserved fields are required to be set to 0, ensure they are * set as such. */ ptr->__reserved1 = 0x0; ptr->__reserved2 = 0x0; } /* mkimage glue functions */ static int zynqimage_verify_header(unsigned char *ptr, int image_size, struct image_tool_params *params) { struct zynq_header *zynqhdr = (struct zynq_header *)ptr; if (image_size < sizeof(struct zynq_header)) return -1; |
d28baea07 tools: xilinx: Fi... |
148 149 150 151 152 |
if (zynqhdr->__reserved1 != 0) return -1; if (zynqhdr->__reserved2 != 0) return -1; |
66eef1e78 tools: zynqimage:... |
153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 |
if (zynqhdr->width_detection != HEADER_WIDTHDETECTION) return -1; if (zynqhdr->image_identifier != HEADER_IMAGEIDENTIFIER) return -1; if (zynqimage_checksum(zynqhdr) != zynqhdr->checksum) return -1; return 0; } static void zynqimage_print_header(const void *ptr) { struct zynq_header *zynqhdr = (struct zynq_header *)ptr; int i; printf("Image Type : Xilinx Zynq Boot Image support "); printf("Image Offset : 0x%08x ", le32_to_cpu(zynqhdr->image_offset)); printf("Image Size : %lu bytes (%lu bytes packed) ", (unsigned long)le32_to_cpu(zynqhdr->image_size), (unsigned long)le32_to_cpu(zynqhdr->image_stored_size)); printf("Image Load : 0x%08x ", le32_to_cpu(zynqhdr->image_load)); printf("User Field : 0x%08x ", le32_to_cpu(zynqhdr->user_field)); printf("Checksum : 0x%08x ", le32_to_cpu(zynqhdr->checksum)); for (i = 0; i < HEADER_INTERRUPT_VECTORS; i++) { if (zynqhdr->interrupt_vectors[i] == HEADER_INTERRUPT_DEFAULT) continue; printf("Modified Interrupt Vector Address [%d]: 0x%08x ", i, le32_to_cpu(zynqhdr->interrupt_vectors[i])); } for (i = 0; i < HEADER_REGINITS; i++) { if (zynqhdr->register_init[i].address == HEADER_REGINIT_NULL) break; if (i == 0) printf("Custom Register Initialization: "); printf(" @ 0x%08x -> 0x%08x ", le32_to_cpu(zynqhdr->register_init[i].address), le32_to_cpu(zynqhdr->register_init[i].data)); } } static int zynqimage_check_params(struct image_tool_params *params) { if (!params) return 0; if (params->addr != 0x0) { fprintf(stderr, "Error: Load Address cannot be specified. "); return -1; } /* * If the entry point is specified ensure it is 64 byte aligned. */ if (params->eflag && (params->ep % 64 != 0)) { fprintf(stderr, "Error: Entry Point must be aligned to a 64-byte boundary. "); return -1; } |
bc3660503 tools: zynqimage:... |
228 |
return !(params->lflag || params->dflag); |
66eef1e78 tools: zynqimage:... |
229 230 231 232 233 234 235 236 |
} static int zynqimage_check_image_types(uint8_t type) { if (type == IH_TYPE_ZYNQIMAGE) return EXIT_SUCCESS; return EXIT_FAILURE; } |
3b6460809 tools: mkimage: A... |
237 238 239 |
static void zynqimage_parse_initparams(struct zynq_header *zynqhdr, const char *filename) { |
ebe0f53f4 tools: mkimage: U... |
240 |
FILE *fp; |
3b6460809 tools: mkimage: A... |
241 242 |
struct zynq_reginit reginit; unsigned int reg_count = 0; |
ebe0f53f4 tools: mkimage: U... |
243 244 |
int r, err; struct stat path_stat; |
3b6460809 tools: mkimage: A... |
245 |
|
ebe0f53f4 tools: mkimage: U... |
246 247 |
/* Expect a table of register-value pairs, e.g. "0x12345678 0x4321" */ fp = fopen(filename, "r"); |
3b6460809 tools: mkimage: A... |
248 249 250 251 252 |
if (!fp) { fprintf(stderr, "Cannot open initparams file: %s ", filename); exit(1); } |
ebe0f53f4 tools: mkimage: U... |
253 254 |
err = fstat(fileno(fp), &path_stat); |
ac71d4103 tools: mkimage: C... |
255 256 |
if (err) { fclose(fp); |
ebe0f53f4 tools: mkimage: U... |
257 |
return; |
ac71d4103 tools: mkimage: C... |
258 |
} |
ebe0f53f4 tools: mkimage: U... |
259 |
|
ac71d4103 tools: mkimage: C... |
260 261 |
if (!S_ISREG(path_stat.st_mode)) { fclose(fp); |
ebe0f53f4 tools: mkimage: U... |
262 |
return; |
ac71d4103 tools: mkimage: C... |
263 |
} |
ebe0f53f4 tools: mkimage: U... |
264 |
|
3b6460809 tools: mkimage: A... |
265 266 267 268 269 270 271 272 273 274 275 276 |
do { r = fscanf(fp, "%x %x", ®init.address, ®init.data); if (r == 2) { zynqhdr->register_init[reg_count] = reginit; ++reg_count; } r = fscanf(fp, "%*[^ ] "); /* Skip to next line */ } while ((r != EOF) && (reg_count < HEADER_REGINITS)); fclose(fp); } |
66eef1e78 tools: zynqimage:... |
277 278 279 280 281 282 283 284 285 286 287 288 289 290 |
static void zynqimage_set_header(void *ptr, struct stat *sbuf, int ifd, struct image_tool_params *params) { struct zynq_header *zynqhdr = (struct zynq_header *)ptr; zynqimage_default_header(zynqhdr); /* place image directly after header */ zynqhdr->image_offset = cpu_to_le32((uint32_t)sizeof(struct zynq_header)); zynqhdr->image_size = cpu_to_le32((uint32_t)sbuf->st_size); zynqhdr->image_stored_size = zynqhdr->image_size; zynqhdr->image_load = 0x0; if (params->eflag) zynqhdr->image_load = cpu_to_le32((uint32_t)params->ep); |
3b6460809 tools: mkimage: A... |
291 292 293 |
/* User can pass in text file with init list */ if (strlen(params->imagename2)) zynqimage_parse_initparams(zynqhdr, params->imagename2); |
66eef1e78 tools: zynqimage:... |
294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 |
zynqhdr->checksum = zynqimage_checksum(zynqhdr); } U_BOOT_IMAGE_TYPE( zynqimage, "Xilinx Zynq Boot Image support", sizeof(struct zynq_header), (void *)&zynqimage_header, zynqimage_check_params, zynqimage_verify_header, zynqimage_print_header, zynqimage_set_header, NULL, zynqimage_check_image_types, NULL, NULL ); |