Blame view
configs/zynq_zc770_xm010_defconfig
1.38 KB
252ed8729 kconfig: remove m... |
1 |
CONFIG_ARM=y |
5ca269a4d ARM: zynq: rename... |
2 |
CONFIG_ARCH_ZYNQ=y |
6ebf8a4a9 ARM: zynq: Move C... |
3 |
CONFIG_SYS_TEXT_BASE=0x4000000 |
734bf172e xilinx: Sync defc... |
4 |
CONFIG_SPL=y |
dcd8a102c xilinx: Sync symb... |
5 6 |
CONFIG_DEBUG_UART_BASE=0xe0001000 CONFIG_DEBUG_UART_CLOCK=50000000 |
0732d7cd8 arm: zynq: Add id... |
7 |
CONFIG_IDENT_STRING=" Xilinx Zynq ZC770 XM010" |
52b36fd15 arm: zynq: Fix SP... |
8 |
CONFIG_SPL_STACK_R_ADDR=0x200000 |
4c82ab9d2 arm: zynq: Enable... |
9 |
CONFIG_DEBUG_UART=y |
a587051f5 arm: zynq: Enable... |
10 |
CONFIG_DISTRO_DEFAULTS=y |
11a9662ba configs: Move CON... |
11 |
CONFIG_FIT=y |
11a9662ba configs: Move CON... |
12 |
CONFIG_FIT_SIGNATURE=y |
3788b451e config: Move CONF... |
13 |
CONFIG_FIT_VERBOSE=y |
002c3234e Migrate IMAGE_FOR... |
14 |
CONFIG_IMAGE_FORMAT_LEGACY=y |
52b36fd15 arm: zynq: Fix SP... |
15 |
CONFIG_SPL_STACK_R=y |
c20ae2ffa spl: move SPL_OS_... |
16 |
CONFIG_SPL_OS_BOOT=y |
555004381 spl: spi: Move CO... |
17 |
CONFIG_SPL_SPI_LOAD=y |
c5ca2db63 ARM: zynq: Define... |
18 |
CONFIG_SYS_PROMPT="Zynq> " |
ef0f2f575 Move defaults fro... |
19 |
# CONFIG_CMD_FLASH is not set |
fe7604a3b Convert CONFIG_CM... |
20 21 22 23 |
CONFIG_CMD_FPGA_LOADBP=y CONFIG_CMD_FPGA_LOADFS=y CONFIG_CMD_FPGA_LOADMK=y CONFIG_CMD_FPGA_LOADP=y |
e4aa8edb6 common: add CMD_G... |
24 |
CONFIG_CMD_GPIO=y |
88663126a configs: Resync w... |
25 26 |
CONFIG_CMD_MMC=y CONFIG_CMD_SF=y |
ef0f2f575 Move defaults fro... |
27 |
# CONFIG_CMD_SETEXPR is not set |
78d1e1d0a configs: Re-sync ... |
28 |
CONFIG_CMD_TFTPPUT=y |
89cb2b5f8 configs: Re-sync ... |
29 |
CONFIG_CMD_CACHE=y |
89cb2b5f8 configs: Re-sync ... |
30 |
CONFIG_CMD_EXT4_WRITE=y |
fa2c14676 configs: Re-sync ... |
31 |
# CONFIG_SPL_DOS_PARTITION is not set |
fa2c14676 configs: Re-sync ... |
32 |
# CONFIG_SPL_EFI_PARTITION is not set |
8c5cad05c configs: Resync w... |
33 |
CONFIG_DEFAULT_DEVICE_TREE="zynq-zc770-xm010" |
5dc4dfd2a configs: Resync w... |
34 |
CONFIG_ENV_IS_IN_SPI_FLASH=y |
739968f2a zynq: enable CONF... |
35 |
CONFIG_NET_RANDOM_ETHADDR=y |
5c9b1d735 arm: zynq: Enable... |
36 |
CONFIG_SPL_DM_SEQ_ALIAS=y |
7fad6125e arm: zynq: Enable... |
37 |
CONFIG_FPGA_XILINX=y |
3990c9d62 arm: zynq: fpga: ... |
38 |
CONFIG_FPGA_ZYNQPL=y |
93561a327 arm: zynq: Enable... |
39 |
CONFIG_DM_GPIO=y |
e1ce61fbb mmc: move CONFIG_... |
40 |
CONFIG_MMC_SDHCI=y |
2e0583b67 xilinx: Align def... |
41 |
CONFIG_MMC_SDHCI_ZYNQ=y |
c9bb942e2 Move default y co... |
42 |
CONFIG_SPI_FLASH=y |
14453fbfa Convert CONFIG_SF... |
43 |
CONFIG_SF_DEFAULT_SPEED=30000000 |
13f451bf5 spi: Kconfig: Cre... |
44 |
CONFIG_SPI_FLASH_ISSI=y |
b2ff7fb67 arm: zynq: Enable... |
45 |
CONFIG_SPI_FLASH_MACRONIX=y |
68d534201 sf: Move SPI flas... |
46 47 48 49 |
CONFIG_SPI_FLASH_SPANSION=y CONFIG_SPI_FLASH_STMICRO=y CONFIG_SPI_FLASH_SST=y CONFIG_SPI_FLASH_WINBOND=y |
77217c4b5 arm: zynq: Moved ... |
50 51 52 |
CONFIG_PHY_MARVELL=y CONFIG_PHY_REALTEK=y CONFIG_PHY_XILINX=y |
d7869b218 Convert CONFIG_MI... |
53 |
CONFIG_MII=y |
596e5782e net: gem: Move ge... |
54 |
CONFIG_ZYNQ_GEM=y |
4c82ab9d2 arm: zynq: Enable... |
55 |
CONFIG_DEBUG_UART_ZYNQ=y |
809704eb4 arm: zynq: Move Z... |
56 |
CONFIG_ZYNQ_SERIAL=y |
e5d5d4474 spi: Move SPI dri... |
57 |
CONFIG_ZYNQ_SPI=y |
38a41675d configs: zynq: En... |
58 |
CONFIG_ZYNQ_QSPI=y |