Eric Lee / smarc-uboot

Blame view

include/configs/smdkv310.h 2.67 KB
edit raw normal view history
d41ce506b   Eric Lee   Initial Release, ... 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
 
  /*
   * Copyright (C) 2011 Samsung Electronics
   *
   * Configuration settings for the SAMSUNG SMDKV310 (EXYNOS4210) board.
   *
   * SPDX-License-Identifier:	GPL-2.0+
   */
  
  #ifndef __CONFIG_H
  #define __CONFIG_H
  
  #include "exynos4-common.h"
  
  #undef CONFIG_BOARD_COMMON
  #undef CONFIG_USB_GADGET_DWC2_OTG_PHY
  #undef CONFIG_REVISION_TAG
  
  /* High Level Configuration Options */
  #define CONFIG_EXYNOS4210		1	/* which is a EXYNOS4210 SoC */
  
  /* Mach Type */
  #define CONFIG_MACH_TYPE		MACH_TYPE_SMDKV310
  
  #define CONFIG_SYS_SDRAM_BASE		0x40000000
  
  /* Handling Sleep Mode*/
  #define S5P_CHECK_SLEEP			0x00000BAD
  #define S5P_CHECK_DIDLE			0xBAD00000
  #define S5P_CHECK_LPA			0xABAD0000
  
  /* select serial console configuration */
  #define CONFIG_SERIAL1			1	/* use SERIAL 1 */
  #define EXYNOS4_DEFAULT_UART_OFFSET	0x010000
  
  /* allow to overwrite serial and ethaddr */
  #define CONFIG_ENV_OVERWRITE
  
  /* MMC SPL */
  #define CONFIG_SKIP_LOWLEVEL_INIT
  #define COPY_BL2_FNPTR_ADDR	0x00002488
  
  #define CONFIG_SPL_TEXT_BASE	0x02021410
  
  #define CONFIG_BOOTCOMMAND	"fatload mmc 0 40007000 uImage; bootm 40007000"
  
  /* Miscellaneous configurable options */
  #define CONFIG_DEFAULT_CONSOLE		"console=ttySAC2,115200n8\0"
  /* memtest works on */
  #define CONFIG_SYS_MEMTEST_START	CONFIG_SYS_SDRAM_BASE
  #define CONFIG_SYS_MEMTEST_END		(CONFIG_SYS_SDRAM_BASE + 0x6000000)
  #define CONFIG_SYS_LOAD_ADDR		(CONFIG_SYS_SDRAM_BASE + 0x3E00000)
  
  /* SMDKV310 has 4 bank of DRAM */
  #define CONFIG_NR_DRAM_BANKS	4
  #define SDRAM_BANK_SIZE		(512UL << 20UL)	/* 512 MB */
  #define PHYS_SDRAM_1		CONFIG_SYS_SDRAM_BASE
  #define PHYS_SDRAM_1_SIZE	SDRAM_BANK_SIZE
  #define PHYS_SDRAM_2		(CONFIG_SYS_SDRAM_BASE + SDRAM_BANK_SIZE)
  #define PHYS_SDRAM_2_SIZE	SDRAM_BANK_SIZE
  #define PHYS_SDRAM_3		(CONFIG_SYS_SDRAM_BASE + (2 * SDRAM_BANK_SIZE))
  #define PHYS_SDRAM_3_SIZE	SDRAM_BANK_SIZE
  #define PHYS_SDRAM_4		(CONFIG_SYS_SDRAM_BASE + (3 * SDRAM_BANK_SIZE))
  #define PHYS_SDRAM_4_SIZE	SDRAM_BANK_SIZE
  
  /* FLASH and environment organization */
  
  #define CONFIG_CLK_1000_400_200
  
  /* MIU (Memory Interleaving Unit) */
  #define CONFIG_MIU_2BIT_INTERLEAVED
  
  #define CONFIG_SYS_MMC_ENV_DEV		0
  #define CONFIG_ENV_SIZE			(16 << 10)	/* 16 KB */
  #define RESERVE_BLOCK_SIZE		(512)
  #define BL1_SIZE			(16 << 10) /*16 K reserved for BL1*/
  #define CONFIG_ENV_OFFSET		(RESERVE_BLOCK_SIZE + BL1_SIZE)
  
  #define CONFIG_SPL_MAX_FOOTPRINT	(14 * 1024)
  
  #define CONFIG_SYS_INIT_SP_ADDR		0x02040000
  
  /* U-Boot copy size from boot Media to DRAM.*/
  #define	COPY_BL2_SIZE		0x80000
  #define BL2_START_OFFSET	((CONFIG_ENV_OFFSET + CONFIG_ENV_SIZE)/512)
  #define BL2_SIZE_BLOC_COUNT	(COPY_BL2_SIZE/512)
  
  /* Ethernet Controllor Driver */
  #ifdef CONFIG_CMD_NET
  #define CONFIG_ENV_SROM_BANK		1
  #endif /*CONFIG_CMD_NET*/
  
  #endif	/* __CONFIG_H */