Eric Lee / smarc-uboot

Blame view

tools/s32v234image.h 2.74 KB
edit raw normal view history
b7a7aca46   Dan Nica   mkimage: Add a de... 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
 
  /* SPDX-License-Identifier: GPL-2.0+ */
  /* Copyright 2019-2020 NXP */
  
  #ifndef S32V234IMAGE_H
  #define S32V234IMAGE_H
  
  #include <asm/types.h>
  #include <generated/autoconf.h>
  
  #define DCD_HEADER			(0x500000d2)
  #define DCD_MAXIMUM_SIZE		(8192)
  #define DCD_HEADER_LENGTH_OFFSET	(1)
  
  #define DCD_COMMAND_HEADER(tag, len, params) ((tag) | \
  					      (cpu_to_be16((len)) << 8) | \
  					      (params) << 24)
  #define DCD_WRITE_TAG	(0xcc)
  #define DCD_CHECK_TAG	(0xcf)
  #define DCD_NOP_TAG	(0xc0)
  
  #define PARAMS_DATA_SET		BIT(4)
  #define PARAMS_DATA_MASK	BIT(3)
  #define PARAMS_BYTES(x)		((x) & 0x7)
  
  #define DCD_WRITE_HEADER(n, params)	DCD_COMMAND_HEADER(DCD_WRITE_TAG, \
  							   4 + (n) * 8, \
  							   (params))
  #define DCD_CHECK_HEADER(params)	DCD_COMMAND_HEADER(DCD_CHECK_TAG, \
  							   16, \
  							   (params))
  #define DCD_CHECK_HEADER_NO_COUNT(params) \
  					DCD_COMMAND_HEADER(DCD_CHECK_TAG, \
  							   12, \
  							   (params))
  #define DCD_NOP_HEADER			DCD_COMMAND_HEADER(DCD_NOP_TAG, 4, 0)
  
  #define DCD_ADDR(x)	cpu_to_be32((x))
  #define DCD_MASK(x)	cpu_to_be32((x))
  #define DCD_COUNT(x)	cpu_to_be32((x))
  
  #define IVT_TAG				0xd1
  #define IVT_VERSION			0x50
  
  struct ivt {
  	__u8		tag;
  	__u16		length;
  	__u8		version;
  	__u32		entry;
  	__u32		reserved1;
  	__u32		dcd_pointer;
  	__u32		boot_data_pointer;
  	__u32		self;
  	__u32		reserved2;
  	__u32		self_test;
  	__u32		reserved3;
  	__u32		reserved4;
  } __attribute((packed));
  
  struct boot_data {
  	__u32		start;
  	__u32		length;
  	__u8		reserved2[4];
  } __packed;
  
  struct image_comp {
  	size_t offset;
  	size_t size;
  	size_t alignment;
  	uint8_t *data;
  };
  
  struct program_image {
  	struct image_comp ivt;
7aff597da   Eddy PetriČ™or   tools:s32v234: hy... 
74
75
76
 
  #ifdef CONFIG_FLASH_BOOT
  	struct image_comp qspi_params;
  #endif
b7a7aca46   Dan Nica   mkimage: Add a de... 
77
78
79
80
 
  	struct image_comp boot_data;
  	struct image_comp dcd;
  	__u8 *header;
  };
7aff597da   Eddy PetriČ™or   tools:s32v234: hy... 
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
 
  #ifdef CONFIG_FLASH_BOOT
  struct qspi_params {
  	__u32 dqs;
  	__u8 hold_delay;
  	__u8 half_speed_phase_sel;
  	__u8 half_speed_delay_sel;
  	__u8 reserved1;
  	__u32 clock_conf;
  	__u32 soc_conf;
  	__u32 reserved2;
  	__u32 cs_hold;
  	__u32 cs_setup;
  	__u32 flash_a1_size;
  	__u32 flash_a2_size;
  	__u32 flash_b1_size;
  	__u32 flash_b2_size;
  	__u32 clock_freq;
  	__u32 reserved3;
  	__u8 mode;
  	__u8 flash_b_sel;
  	__u8 ddr_mode;
  	__u8 dss;
  	__u8 parallel_mode_en;
  	__u8 cs1_port_a;
  	__u8 cs1_port_b;
  	__u8 full_speed_phase_sel;
  	__u8 full_speed_delay_sel;
  	__u8 ddr_sampling_point;
  	__u8 luts[256];
  };
  
  static const struct qspi_params s32v234_qspi_params = {
  	.hold_delay = 0x1,
  	.flash_a1_size = 0x40000000,
  	.clock_freq = 0x3,
  	.ddr_mode = 0x1,
  	.dss = 0x1,
  	.luts = {
  		/*Flash specific LUT */
  		0xA0, 0x47, 0x18, 0x2B, 0x10, 0x4F, 0x0F, 0x0F, 0x80,
  		/* 128 bytes*/
  		0x3B, 0x00, 0x03,
  		/*STOP - 8pads*/
  		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  		0x00, 0x00, 0x00, 0x00
  	}
  };
  #endif //CONFIG_FLASH_BOOT
b7a7aca46   Dan Nica   mkimage: Add a de... 
129
 
  #endif /* S32V234IMAGE_H */