Blame view
include/fsl_ddr_dimm_params.h
3 KB
58e5e9aff
|
1 2 3 4 5 6 7 8 9 10 |
/* * Copyright 2008 Freescale Semiconductor, Inc. * * This program is free software; you can redistribute it and/or * modify it under the terms of the GNU General Public License * Version 2 as published by the Free Software Foundation. */ #ifndef DDR2_DIMM_PARAMS_H #define DDR2_DIMM_PARAMS_H |
08b3f7599
|
11 12 13 |
#define EDC_DATA_PARITY 1 #define EDC_ECC 2 #define EDC_AC_PARITY 4 |
58e5e9aff
|
14 15 16 17 18 19 20 21 22 23 24 25 26 |
/* Parameters for a DDR2 dimm computed from the SPD */ typedef struct dimm_params_s { /* DIMM organization parameters */ char mpart[19]; /* guaranteed null terminated */ unsigned int n_ranks; unsigned long long rank_density; unsigned long long capacity; unsigned int data_width; unsigned int primary_sdram_width; unsigned int ec_sdram_width; unsigned int registered_dimm; |
b61e06156
|
27 |
unsigned int device_width; /* x4, x8, x16 components */ |
58e5e9aff
|
28 29 30 31 32 33 34 35 36 37 38 |
/* SDRAM device parameters */ unsigned int n_row_addr; unsigned int n_col_addr; unsigned int edc_config; /* 0 = none, 1 = parity, 2 = ECC */ unsigned int n_banks_per_sdram_device; unsigned int burst_lengths_bitmask; /* BL=4 bit 2, BL=8 = bit 3 */ unsigned int row_density; /* used in computing base address of DIMMs */ unsigned long long base_address; |
c360ceac0
|
39 40 |
/* mirrored DIMMs */ unsigned int mirrored_dimm; /* only for ddr3 */ |
58e5e9aff
|
41 42 |
/* DIMM timing parameters */ |
c360ceac0
|
43 |
unsigned int mtb_ps; /* medium timebase ps, only for ddr3 */ |
73b5396b2
|
44 |
unsigned int ftb_10th_ps; /* fine timebase, in 1/10 ps, only for ddr3 */ |
0dd38a35f
|
45 46 |
unsigned int taa_ps; /* minimum CAS latency time, only for ddr3 */ unsigned int tfaw_ps; /* four active window delay, only for ddr3 */ |
c360ceac0
|
47 |
|
58e5e9aff
|
48 49 50 51 |
/* * SDRAM clock periods * The range for these are 1000-10000 so a short should be sufficient */ |
0dd38a35f
|
52 53 54 55 |
unsigned int tckmin_x_ps; unsigned int tckmin_x_minus_1_ps; unsigned int tckmin_x_minus_2_ps; unsigned int tckmax_ps; |
58e5e9aff
|
56 57 |
/* SPD-defined CAS latencies */ |
0dd38a35f
|
58 59 60 |
unsigned int caslat_x; unsigned int caslat_x_minus_1; unsigned int caslat_x_minus_2; |
58e5e9aff
|
61 62 63 64 |
unsigned int caslat_lowest_derated; /* Derated CAS latency */ /* basic timing parameters */ |
0dd38a35f
|
65 66 67 |
unsigned int trcd_ps; unsigned int trp_ps; unsigned int tras_ps; |
58e5e9aff
|
68 |
|
0dd38a35f
|
69 70 71 |
unsigned int twr_ps; /* maximum = 63750 ps */ unsigned int twtr_ps; /* maximum = 63750 ps */ unsigned int trfc_ps; /* max = 255 ns + 256 ns + .75 ns |
58e5e9aff
|
72 |
= 511750 ps */ |
0dd38a35f
|
73 74 |
unsigned int trrd_ps; /* maximum = 63750 ps */ unsigned int trc_ps; /* maximum = 254 ns + .75 ns = 254750 ps */ |
58e5e9aff
|
75 76 |
unsigned int refresh_rate_ps; |
7e157b0ad
|
77 |
unsigned int extended_op_srt; |
58e5e9aff
|
78 |
|
c360ceac0
|
79 |
/* DDR3 doesn't need these as below */ |
0dd38a35f
|
80 81 82 83 84 85 86 |
unsigned int tis_ps; /* byte 32, spd->ca_setup */ unsigned int tih_ps; /* byte 33, spd->ca_hold */ unsigned int tds_ps; /* byte 34, spd->data_setup */ unsigned int tdh_ps; /* byte 35, spd->data_hold */ unsigned int trtp_ps; /* byte 38, spd->trtp */ unsigned int tdqsq_max_ps; /* byte 44, spd->tdqsq */ unsigned int tqhs_ps; /* byte 45, spd->tqhs */ |
9490ff486
|
87 88 89 |
/* DDR3 RDIMM */ unsigned char rcw[16]; /* Register Control Word 0-15 */ |
58e5e9aff
|
90 91 92 93 94 95 96 97 |
} dimm_params_t; extern unsigned int ddr_compute_dimm_parameters( const generic_spd_eeprom_t *spd, dimm_params_t *pdimm, unsigned int dimm_number); #endif |