Blame view

post/lib_powerpc/two.c 2.72 KB
83d290c56   Tom Rini   SPDX: Convert all...
1
  // SPDX-License-Identifier: GPL-2.0+
ad5bb451a   Wolfgang Denk   Restructure POST ...
2
3
4
  /*
   * (C) Copyright 2002
   * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
ad5bb451a   Wolfgang Denk   Restructure POST ...
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
   */
  
  #include <common.h>
  
  /*
   * CPU test
   * Binary instructions		instr rD,rA
   *
   * Logic instructions:		neg
   * Arithmetic instructions:	addme, addze, subfme, subfze
  
   * The test contains a pre-built table of instructions, operands and
   * expected results. For each table entry, the test will cyclically use
   * different sets of operand registers and result registers.
   */
ad5bb451a   Wolfgang Denk   Restructure POST ...
20
21
  #include <post.h>
  #include "cpu_asm.h"
6d0f6bcf3   Jean-Christophe PLAGNIOL-VILLARD   rename CFG_ macro...
22
  #if CONFIG_POST & CONFIG_SYS_POST_CPU
ad5bb451a   Wolfgang Denk   Restructure POST ...
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
  
  extern void cpu_post_exec_21 (ulong *code, ulong *cr, ulong *res, ulong op1);
  extern ulong cpu_post_makecr (long v);
  
  static struct cpu_post_two_s
  {
      ulong cmd;
      ulong op;
      ulong res;
  } cpu_post_two_table[] =
  {
      {
  	OP_NEG,
  	3,
  	-3
      },
      {
  	OP_NEG,
  	5,
  	-5
      },
      {
  	OP_ADDME,
  	6,
  	5
      },
      {
  	OP_ADDZE,
  	5,
  	5
      },
      {
  	OP_SUBFME,
  	6,
  	~6 - 1
      },
      {
  	OP_SUBFZE,
  	5,
  	~5
      },
  };
d2397817f   Mike Frysinger   post: use ARRAY_SIZE
65
  static unsigned int cpu_post_two_size = ARRAY_SIZE(cpu_post_two_table);
ad5bb451a   Wolfgang Denk   Restructure POST ...
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
  
  int cpu_post_test_two (void)
  {
      int ret = 0;
      unsigned int i, reg;
      int flag = disable_interrupts();
  
      for (i = 0; i < cpu_post_two_size && ret == 0; i++)
      {
  	struct cpu_post_two_s *test = cpu_post_two_table + i;
  
  	for (reg = 0; reg < 32 && ret == 0; reg++)
  	{
  	    unsigned int reg0 = (reg + 0) % 32;
  	    unsigned int reg1 = (reg + 1) % 32;
  	    unsigned int stk = reg < 16 ? 31 : 15;
  	    unsigned long code[] =
  	    {
  		ASM_STW(stk, 1, -4),
  		ASM_ADDI(stk, 1, -16),
  		ASM_STW(3, stk, 8),
  		ASM_STW(reg0, stk, 4),
  		ASM_STW(reg1, stk, 0),
  		ASM_LWZ(reg0, stk, 8),
  		ASM_11(test->cmd, reg1, reg0),
  		ASM_STW(reg1, stk, 8),
  		ASM_LWZ(reg1, stk, 0),
  		ASM_LWZ(reg0, stk, 4),
  		ASM_LWZ(3, stk, 8),
  		ASM_ADDI(1, stk, 16),
  		ASM_LWZ(stk, 1, -4),
  		ASM_BLR,
  	    };
  	    unsigned long codecr[] =
  	    {
  		ASM_STW(stk, 1, -4),
  		ASM_ADDI(stk, 1, -16),
  		ASM_STW(3, stk, 8),
  		ASM_STW(reg0, stk, 4),
  		ASM_STW(reg1, stk, 0),
  		ASM_LWZ(reg0, stk, 8),
  		ASM_11(test->cmd, reg1, reg0) | BIT_C,
  		ASM_STW(reg1, stk, 8),
  		ASM_LWZ(reg1, stk, 0),
  		ASM_LWZ(reg0, stk, 4),
  		ASM_LWZ(3, stk, 8),
  		ASM_ADDI(1, stk, 16),
  		ASM_LWZ(stk, 1, -4),
  		ASM_BLR,
  	    };
  	    ulong res;
  	    ulong cr;
  
  	    if (ret == 0)
  	    {
  		cr = 0;
  		cpu_post_exec_21 (code, & cr, & res, test->op);
  
  		ret = res == test->res && cr == 0 ? 0 : -1;
  
  		if (ret != 0)
  		{
  		    post_log ("Error at two test %d !
  ", i);
  		}
  	    }
  
  	    if (ret == 0)
  	    {
  		cpu_post_exec_21 (codecr, & cr, & res, test->op);
  
  		ret = res == test->res &&
  		      (cr & 0xe0000000) == cpu_post_makecr (res) ? 0 : -1;
  
  		if (ret != 0)
  		{
  		    post_log ("Error at two test %d !
  ", i);
  		}
  	    }
  	}
      }
  
      if (flag)
  	enable_interrupts();
  
      return ret;
  }
  
  #endif