Blame view
cmd/fpga.c
11.7 KB
83d290c56
|
1 |
// SPDX-License-Identifier: GPL-2.0+ |
4a9cbbe83
|
2 3 4 |
/* * (C) Copyright 2000, 2001 * Rich Ireland, Enterasys Networks, rireland@enterasys.com. |
4a9cbbe83
|
5 6 7 8 9 10 11 |
*/ /* * FPGA support */ #include <common.h> #include <command.h> |
7b51b576d
|
12 |
#include <env.h> |
8bde7f776
|
13 |
#include <fpga.h> |
1a897668a
|
14 |
#include <fs.h> |
0c670fc14
|
15 |
#include <gzip.h> |
c3d2b4b48
|
16 |
#include <malloc.h> |
4a9cbbe83
|
17 |
|
f4c7a4aea
|
18 19 20 21 22 23 24 25 |
static long do_fpga_get_device(char *arg) { long dev = FPGA_INVALID_DEVICE; char *devstr = env_get("fpga"); if (devstr) /* Should be strtol to handle -1 cases */ dev = simple_strtol(devstr, NULL, 16); |
8c75f7943
|
26 |
if (dev == FPGA_INVALID_DEVICE && arg) |
f4c7a4aea
|
27 28 29 30 31 32 33 |
dev = simple_strtol(arg, NULL, 16); debug("%s: device = %ld ", __func__, dev); return dev; } |
857547959
|
34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 |
static int do_fpga_check_params(long *dev, long *fpga_data, size_t *data_size, cmd_tbl_t *cmdtp, int argc, char *const argv[]) { size_t local_data_size; long local_fpga_data; debug("%s %d, %d ", __func__, argc, cmdtp->maxargs); if (argc != cmdtp->maxargs) { debug("fpga: incorrect parameters passed "); return CMD_RET_USAGE; } *dev = do_fpga_get_device(argv[0]); local_fpga_data = simple_strtol(argv[1], NULL, 16); if (!local_fpga_data) { debug("fpga: zero fpga_data address "); return CMD_RET_USAGE; } *fpga_data = local_fpga_data; local_data_size = simple_strtoul(argv[2], NULL, 16); if (!local_data_size) { debug("fpga: zero size "); return CMD_RET_USAGE; } *data_size = local_data_size; return 0; } |
323fe38e7
|
69 |
#if defined(CONFIG_CMD_FPGA_LOAD_SECURE) |
b5d19a934
|
70 |
int do_fpga_loads(cmd_tbl_t *cmdtp, int flag, int argc, char *const argv[]) |
4a9cbbe83
|
71 |
{ |
d4ca31c40
|
72 |
size_t data_size = 0; |
b5d19a934
|
73 74 |
long fpga_data, dev; int ret; |
cedd48e2c
|
75 76 77 |
struct fpga_secure_info fpga_sec_info; memset(&fpga_sec_info, 0, sizeof(fpga_sec_info)); |
d4ca31c40
|
78 |
|
b5d19a934
|
79 80 81 |
if (argc < 5) { debug("fpga: incorrect parameters passed "); |
f5953610b
|
82 83 |
return CMD_RET_USAGE; } |
b5d19a934
|
84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 |
if (argc == 6) fpga_sec_info.userkey_addr = (u8 *)(uintptr_t) simple_strtoull(argv[5], NULL, 16); else /* * If 6th parameter is not passed then do_fpga_check_params * will get 5 instead of expected 6 which means that function * return CMD_RET_USAGE. Increase number of params +1 to pass * this. */ argc++; fpga_sec_info.encflag = (u8)simple_strtoul(argv[4], NULL, 16); fpga_sec_info.authflag = (u8)simple_strtoul(argv[3], NULL, 16); if (fpga_sec_info.authflag >= FPGA_NO_ENC_OR_NO_AUTH && fpga_sec_info.encflag >= FPGA_NO_ENC_OR_NO_AUTH) { debug("fpga: Use <fpga load> for NonSecure bitstream "); |
550109691
|
104 |
return CMD_RET_USAGE; |
f5953610b
|
105 |
} |
b5d19a934
|
106 107 108 109 |
if (fpga_sec_info.encflag == FPGA_ENC_USR_KEY && !fpga_sec_info.userkey_addr) { debug("fpga: User key not provided "); |
ccd652032
|
110 |
return CMD_RET_USAGE; |
a790b5b23
|
111 |
} |
b5d19a934
|
112 113 114 115 |
ret = do_fpga_check_params(&dev, &fpga_data, &data_size, cmdtp, argc, argv); if (ret) return ret; |
f0ff4692f
|
116 |
|
b5d19a934
|
117 |
return fpga_loads(dev, (void *)fpga_data, data_size, &fpga_sec_info); |
4a9cbbe83
|
118 |
} |
b5d19a934
|
119 |
#endif |
4a9cbbe83
|
120 |
|
49503f9af
|
121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 |
#if defined(CONFIG_CMD_FPGA_LOADFS) static int do_fpga_loadfs(cmd_tbl_t *cmdtp, int flag, int argc, char *const argv[]) { size_t data_size = 0; long fpga_data, dev; int ret; fpga_fs_info fpga_fsinfo; ret = do_fpga_check_params(&dev, &fpga_data, &data_size, cmdtp, argc, argv); if (ret) return ret; fpga_fsinfo.fstype = FS_TYPE_ANY; fpga_fsinfo.blocksize = (unsigned int)simple_strtoul(argv[3], NULL, 16); fpga_fsinfo.interface = argv[4]; fpga_fsinfo.dev_part = argv[5]; fpga_fsinfo.filename = argv[6]; return fpga_fsload(dev, (void *)fpga_data, data_size, &fpga_fsinfo); } #endif |
f4c7a4aea
|
144 145 146 147 148 149 150 |
static int do_fpga_info(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[]) { long dev = do_fpga_get_device(argv[0]); return fpga_info(dev); } |
857547959
|
151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 |
static int do_fpga_dump(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[]) { size_t data_size = 0; long fpga_data, dev; int ret; ret = do_fpga_check_params(&dev, &fpga_data, &data_size, cmdtp, argc, argv); if (ret) return ret; return fpga_dump(dev, (void *)fpga_data, data_size); } static int do_fpga_load(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[]) { size_t data_size = 0; long fpga_data, dev; int ret; ret = do_fpga_check_params(&dev, &fpga_data, &data_size, cmdtp, argc, argv); if (ret) return ret; return fpga_load(dev, (void *)fpga_data, data_size, BIT_FULL); } static int do_fpga_loadb(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[]) { size_t data_size = 0; long fpga_data, dev; int ret; ret = do_fpga_check_params(&dev, &fpga_data, &data_size, cmdtp, argc, argv); if (ret) return ret; return fpga_loadbitstream(dev, (void *)fpga_data, data_size, BIT_FULL); } #if defined(CONFIG_CMD_FPGA_LOADP) static int do_fpga_loadp(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[]) { size_t data_size = 0; long fpga_data, dev; int ret; ret = do_fpga_check_params(&dev, &fpga_data, &data_size, cmdtp, argc, argv); if (ret) return ret; return fpga_load(dev, (void *)fpga_data, data_size, BIT_PARTIAL); } #endif #if defined(CONFIG_CMD_FPGA_LOADBP) static int do_fpga_loadbp(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[]) { size_t data_size = 0; long fpga_data, dev; int ret; ret = do_fpga_check_params(&dev, &fpga_data, &data_size, cmdtp, argc, argv); if (ret) return ret; return fpga_loadbitstream(dev, (void *)fpga_data, data_size, BIT_PARTIAL); } #endif |
2892fe801
|
230 231 232 233 234 235 236 237 238 239 240 241 |
#if defined(CONFIG_CMD_FPGA_LOADMK) static int do_fpga_loadmk(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[]) { size_t data_size = 0; void *fpga_data = NULL; #if defined(CONFIG_FIT) const char *fit_uname = NULL; ulong fit_addr; #endif ulong dev = do_fpga_get_device(argv[0]); char *datastr = env_get("fpgadata"); |
8c75f7943
|
242 243 244 245 246 247 248 249 250 251 252 253 254 255 |
debug("fpga: argc %x, dev %lx, datastr %s ", argc, dev, datastr); if (dev == FPGA_INVALID_DEVICE) { debug("fpga: Invalid fpga device "); return CMD_RET_USAGE; } if (argc == 0 && !datastr) { debug("fpga: No datastr passed "); return CMD_RET_USAGE; } |
2892fe801
|
256 257 |
if (argc == 2) { |
8c75f7943
|
258 259 260 261 262 263 264 265 |
datastr = argv[1]; debug("fpga: Full command with two args "); } else if (argc == 1 && !datastr) { debug("fpga: Dev is setup - fpgadata passed "); datastr = argv[0]; } |
2892fe801
|
266 |
#if defined(CONFIG_FIT) |
8c75f7943
|
267 268 269 270 271 272 273 274 |
if (fit_parse_subimage(datastr, (ulong)fpga_data, &fit_addr, &fit_uname)) { fpga_data = (void *)fit_addr; debug("* fpga: subimage '%s' from FIT image ", fit_uname); debug("at 0x%08lx ", fit_addr); } else |
2892fe801
|
275 |
#endif |
8c75f7943
|
276 277 278 279 280 281 282 283 284 285 286 287 |
{ fpga_data = (void *)simple_strtoul(datastr, NULL, 16); debug("* fpga: cmdline image address = 0x%08lx ", (ulong)fpga_data); } debug("%s: fpga_data = 0x%lx ", __func__, (ulong)fpga_data); if (!fpga_data) { puts("Zero fpga_data address "); return CMD_RET_USAGE; |
2892fe801
|
288 289 290 |
} switch (genimg_get_format(fpga_data)) { |
c76c93a3d
|
291 |
#if defined(CONFIG_LEGACY_IMAGE_FORMAT) |
2892fe801
|
292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 |
case IMAGE_FORMAT_LEGACY: { image_header_t *hdr = (image_header_t *)fpga_data; ulong data; u8 comp; comp = image_get_comp(hdr); if (comp == IH_COMP_GZIP) { #if defined(CONFIG_GZIP) ulong image_buf = image_get_data(hdr); ulong image_size = ~0UL; data = image_get_load(hdr); if (gunzip((void *)data, ~0UL, (void *)image_buf, &image_size) != 0) { puts("GUNZIP: error "); |
a2d1033b2
|
310 |
return CMD_RET_FAILURE; |
2892fe801
|
311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 |
} data_size = image_size; #else puts("Gunzip image is not supported "); return 1; #endif } else { data = (ulong)image_get_data(hdr); data_size = image_get_data_size(hdr); } return fpga_load(dev, (void *)data, data_size, BIT_FULL); } #endif #if defined(CONFIG_FIT) case IMAGE_FORMAT_FIT: { const void *fit_hdr = (const void *)fpga_data; int noffset; const void *fit_data; if (!fit_uname) { puts("No FIT subimage unit name "); |
a2d1033b2
|
336 |
return CMD_RET_FAILURE; |
2892fe801
|
337 338 339 340 341 |
} if (!fit_check_format(fit_hdr)) { puts("Bad FIT image format "); |
a2d1033b2
|
342 |
return CMD_RET_FAILURE; |
2892fe801
|
343 344 345 346 347 348 349 |
} /* get fpga component image node offset */ noffset = fit_image_get_node(fit_hdr, fit_uname); if (noffset < 0) { printf("Can't find '%s' FIT subimage ", fit_uname); |
a2d1033b2
|
350 |
return CMD_RET_FAILURE; |
2892fe801
|
351 352 353 354 355 356 |
} /* verify integrity */ if (!fit_image_verify(fit_hdr, noffset)) { puts("Bad Data Hash "); |
a2d1033b2
|
357 |
return CMD_RET_FAILURE; |
2892fe801
|
358 |
} |
9184c92f4
|
359 360 361 |
/* get fpga subimage/external data address and length */ if (fit_image_get_data_and_size(fit_hdr, noffset, &fit_data, &data_size)) { |
2892fe801
|
362 363 |
puts("Fpga subimage data not found "); |
a2d1033b2
|
364 |
return CMD_RET_FAILURE; |
2892fe801
|
365 366 367 368 369 370 371 372 |
} return fpga_load(dev, fit_data, data_size, BIT_FULL); } #endif default: puts("** Unknown image type "); |
a2d1033b2
|
373 |
return CMD_RET_FAILURE; |
2892fe801
|
374 375 376 |
} } #endif |
9657d97cf
|
377 |
static cmd_tbl_t fpga_commands[] = { |
f4c7a4aea
|
378 |
U_BOOT_CMD_MKENT(info, 1, 1, do_fpga_info, "", ""), |
857547959
|
379 380 381 382 383 384 385 386 387 |
U_BOOT_CMD_MKENT(dump, 3, 1, do_fpga_dump, "", ""), U_BOOT_CMD_MKENT(load, 3, 1, do_fpga_load, "", ""), U_BOOT_CMD_MKENT(loadb, 3, 1, do_fpga_loadb, "", ""), #if defined(CONFIG_CMD_FPGA_LOADP) U_BOOT_CMD_MKENT(loadp, 3, 1, do_fpga_loadp, "", ""), #endif #if defined(CONFIG_CMD_FPGA_LOADBP) U_BOOT_CMD_MKENT(loadbp, 3, 1, do_fpga_loadbp, "", ""), #endif |
49503f9af
|
388 389 390 |
#if defined(CONFIG_CMD_FPGA_LOADFS) U_BOOT_CMD_MKENT(loadfs, 7, 1, do_fpga_loadfs, "", ""), #endif |
2892fe801
|
391 392 393 |
#if defined(CONFIG_CMD_FPGA_LOADMK) U_BOOT_CMD_MKENT(loadmk, 2, 1, do_fpga_loadmk, "", ""), #endif |
b5d19a934
|
394 395 396 |
#if defined(CONFIG_CMD_FPGA_LOAD_SECURE) U_BOOT_CMD_MKENT(loads, 6, 1, do_fpga_loads, "", ""), #endif |
9657d97cf
|
397 398 399 400 401 402 403 404 405 406 407 408 409 |
}; static int do_fpga_wrapper(cmd_tbl_t *cmdtp, int flag, int argc, char *const argv[]) { cmd_tbl_t *fpga_cmd; int ret; if (argc < 2) return CMD_RET_USAGE; fpga_cmd = find_cmd_tbl(argv[1], fpga_commands, ARRAY_SIZE(fpga_commands)); |
9657d97cf
|
410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 |
if (!fpga_cmd) { debug("fpga: non existing command "); return CMD_RET_USAGE; } argc -= 2; argv += 2; if (argc > fpga_cmd->maxargs) { debug("fpga: more parameters passed "); return CMD_RET_USAGE; } ret = fpga_cmd->cmd(fpga_cmd, flag, argc, argv); return cmd_process_error(fpga_cmd, ret); } |
cedd48e2c
|
429 |
#if defined(CONFIG_CMD_FPGA_LOADFS) || defined(CONFIG_CMD_FPGA_LOAD_SECURE) |
9657d97cf
|
430 |
U_BOOT_CMD(fpga, 9, 1, do_fpga_wrapper, |
1a897668a
|
431 |
#else |
9657d97cf
|
432 |
U_BOOT_CMD(fpga, 6, 1, do_fpga_wrapper, |
1a897668a
|
433 |
#endif |
fc598412c
|
434 435 436 437 438 |
"loadable FPGA image support", "[operation type] [device number] [image address] [image size] " "fpga operations: " |
2d73f0d6c
|
439 440 |
" dump\t[dev] [address] [size]\tLoad device to memory buffer " |
fc598412c
|
441 442 443 444 |
" info\t[dev]\t\t\tlist known device information " " load\t[dev] [address] [size]\tLoad device from memory buffer " |
67193864b
|
445 446 447 448 449 |
#if defined(CONFIG_CMD_FPGA_LOADP) " loadp\t[dev] [address] [size]\t" "Load device from memory buffer with partial bitstream " #endif |
fc598412c
|
450 451 452 |
" loadb\t[dev] [address] [size]\t" "Load device from bitstream buffer (Xilinx only) " |
67193864b
|
453 454 455 456 457 458 |
#if defined(CONFIG_CMD_FPGA_LOADBP) " loadbp\t[dev] [address] [size]\t" "Load device from bitstream buffer with partial bitstream" "(Xilinx only) " #endif |
1a897668a
|
459 460 461 462 463 464 465 466 |
#if defined(CONFIG_CMD_FPGA_LOADFS) "Load device from filesystem (FAT by default) (Xilinx only) " " loadfs [dev] [address] [image size] [blocksize] <interface> " " [<dev[:part]>] <filename> " #endif |
64e809afe
|
467 |
#if defined(CONFIG_CMD_FPGA_LOADMK) |
fc598412c
|
468 |
" loadmk [dev] [address]\tLoad device generated with mkimage" |
c28c4d193
|
469 |
#if defined(CONFIG_FIT) |
fc598412c
|
470 471 472 473 474 |
" " "\tFor loadmk operating on FIT format uImage address must include " "\tsubimage unit name in the form of addr:<subimg_uname>" |
c28c4d193
|
475 |
#endif |
64e809afe
|
476 |
#endif |
cedd48e2c
|
477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 |
#if defined(CONFIG_CMD_FPGA_LOAD_SECURE) "Load encrypted bitstream (Xilinx only) " " loads [dev] [address] [size] [auth-OCM-0/DDR-1/noauth-2] " " [enc-devkey(0)/userkey(1)/nenc(2) [Userkey address] " "Loads the secure bistreams(authenticated/encrypted/both " "authenticated and encrypted) of [size] from [address]. " "The auth-OCM/DDR flag specifies to perform authentication " "in OCM or in DDR. 0 for OCM, 1 for DDR, 2 for no authentication. " "The enc flag specifies which key to be used for decryption " "0-device key, 1-user key, 2-no encryption. " "The optional Userkey address specifies from which address key " "has to be used for decryption if user key is selected. " |
ce9e4e0d5
|
500 501 |
"NOTE: the secure bitstream has to be created using Xilinx " |
cedd48e2c
|
502 503 504 |
"bootgen tool only. " #endif |
c28c4d193
|
505 |
); |