Blame view
drivers/i2c/intel_i2c.c
7.7 KB
abb0b01e7
|
1 2 3 4 |
/* * Copyright (c) 2015 Google, Inc * Written by Simon Glass <sjg@chromium.org> * |
ca6c5e03f
|
5 6 7 |
* SMBus block read/write support added by Stefan Roese: * Copyright (C) 2016 Stefan Roese <sr@denx.de> * |
abb0b01e7
|
8 9 10 11 12 13 |
* SPDX-License-Identifier: GPL-2.0+ */ #include <common.h> #include <dm.h> #include <i2c.h> |
ca6c5e03f
|
14 |
#include <pci.h> |
abb0b01e7
|
15 |
#include <asm/io.h> |
ca6c5e03f
|
16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 |
/* PCI Configuration Space (D31:F3): SMBus */ #define SMB_BASE 0x20 #define HOSTC 0x40 #define HST_EN (1 << 0) #define SMB_RCV_SLVA 0x09 /* SMBus I/O bits. */ #define SMBHSTSTAT 0x0 #define SMBHSTCTL 0x2 #define SMBHSTCMD 0x3 #define SMBXMITADD 0x4 #define SMBHSTDAT0 0x5 #define SMBHSTDAT1 0x6 #define SMBBLKDAT 0x7 #define SMBTRNSADD 0x9 #define SMBSLVDATA 0xa #define SMBAUXCTL 0xd #define SMLINK_PIN_CTL 0xe #define SMBUS_PIN_CTL 0xf /* I801 Hosts Status register bits */ #define SMBHSTSTS_BYTE_DONE 0x80 #define SMBHSTSTS_INUSE_STS 0x40 #define SMBHSTSTS_SMBALERT_STS 0x20 #define SMBHSTSTS_FAILED 0x10 #define SMBHSTSTS_BUS_ERR 0x08 #define SMBHSTSTS_DEV_ERR 0x04 #define SMBHSTSTS_INTR 0x02 #define SMBHSTSTS_HOST_BUSY 0x01 /* I801 Host Control register bits */ #define SMBHSTCNT_INTREN 0x01 #define SMBHSTCNT_KILL 0x02 #define SMBHSTCNT_LAST_BYTE 0x20 #define SMBHSTCNT_START 0x40 #define SMBHSTCNT_PEC_EN 0x80 /* ICH3 and later */ /* Auxiliary control register bits, ICH4+ only */ #define SMBAUXCTL_CRC 1 #define SMBAUXCTL_E32B 2 #define SMBUS_TIMEOUT 100 /* 100 ms */ struct intel_i2c { u32 base; int running; }; static int smbus_wait_until_ready(u32 base) |
abb0b01e7
|
65 |
{ |
ca6c5e03f
|
66 67 68 69 70 71 72 73 74 75 76 |
unsigned long ts; u8 byte; ts = get_timer(0); do { byte = inb(base + SMBHSTSTAT); if (!(byte & 1)) return 0; } while (get_timer(ts) < SMBUS_TIMEOUT); return -ETIMEDOUT; |
abb0b01e7
|
77 |
} |
ca6c5e03f
|
78 |
static int smbus_wait_until_done(u32 base) |
abb0b01e7
|
79 |
{ |
ca6c5e03f
|
80 81 82 83 84 85 86 87 88 89 90 |
unsigned long ts; u8 byte; ts = get_timer(0); do { byte = inb(base + SMBHSTSTAT); if (!((byte & 1) || (byte & ~((1 << 6) | (1 << 0))) == 0)) return 0; } while (get_timer(ts) < SMBUS_TIMEOUT); return -ETIMEDOUT; |
abb0b01e7
|
91 |
} |
ca6c5e03f
|
92 93 |
static int smbus_block_read(u32 base, u8 dev, u8 *buffer, int offset, int len) |
abb0b01e7
|
94 |
{ |
ca6c5e03f
|
95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 |
u8 buf_temp[32]; int count; int i; debug("%s (%d): dev=0x%x offs=0x%x len=0x%x ", __func__, __LINE__, dev, offset, len); if (smbus_wait_until_ready(base) < 0) return -ETIMEDOUT; /* Setup transaction */ /* Reset the data buffer index */ inb(base + SMBHSTCTL); /* Set the device I'm talking too */ outb(((dev & 0x7f) << 1) | 1, base + SMBXMITADD); /* Set the command/address... */ outb(offset & 0xff, base + SMBHSTCMD); /* Set up for a block read */ outb((inb(base + SMBHSTCTL) & (~(0x7) << 2)) | (0x5 << 2), (base + SMBHSTCTL)); /* Clear any lingering errors, so the transaction will run */ outb(inb(base + SMBHSTSTAT), base + SMBHSTSTAT); /* Start the command */ outb((inb(base + SMBHSTCTL) | SMBHSTCNT_START), base + SMBHSTCTL); /* Poll for transaction completion */ if (smbus_wait_until_done(base) < 0) { printf("SMBUS read transaction timeout (dev=0x%x) ", dev); return -ETIMEDOUT; } count = inb(base + SMBHSTDAT0); debug("%s (%d): count=%d (len=%d) ", __func__, __LINE__, count, len); if (count == 0) { debug("ERROR: len=0 on read "); return -EIO; } if (count < len) { debug("ERROR: too few bytes read "); return -EIO; } if (count > 32) { debug("ERROR: count=%d too high ", count); return -EIO; } /* Read all available bytes from buffer */ for (i = 0; i < count; i++) buf_temp[i] = inb(base + SMBBLKDAT); memcpy(buffer, buf_temp, len); /* Return results of transaction */ if (!(inb(base + SMBHSTSTAT) & SMBHSTSTS_INTR)) return -EIO; |
abb0b01e7
|
160 161 |
return 0; } |
ca6c5e03f
|
162 163 |
static int smbus_block_write(u32 base, u8 dev, u8 *buffer, int offset, int len) |
abb0b01e7
|
164 |
{ |
ca6c5e03f
|
165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 |
int i; debug("%s (%d): dev=0x%x offs=0x%x len=0x%x ", __func__, __LINE__, dev, offset, len); if (smbus_wait_until_ready(base) < 0) return -ETIMEDOUT; /* Setup transaction */ /* Set the device I'm talking too */ outb(((dev & 0x7f) << 1) & ~0x01, base + SMBXMITADD); /* Set the command/address... */ outb(offset, base + SMBHSTCMD); /* Set up for a block write */ outb((inb(base + SMBHSTCTL) & (~(0x7) << 2)) | (0x5 << 2), (base + SMBHSTCTL)); /* Clear any lingering errors, so the transaction will run */ outb(inb(base + SMBHSTSTAT), base + SMBHSTSTAT); /* Write count in DAT0 register */ outb(len, base + SMBHSTDAT0); /* Write data bytes... */ for (i = 0; i < len; i++) outb(*buffer++, base + SMBBLKDAT); /* Start the command */ outb((inb(base + SMBHSTCTL) | SMBHSTCNT_START), base + SMBHSTCTL); /* Poll for transaction completion */ if (smbus_wait_until_done(base) < 0) { printf("SMBUS write transaction timeout (dev=0x%x) ", dev); return -ETIMEDOUT; } /* Return results of transaction */ if (!(inb(base + SMBHSTSTAT) & SMBHSTSTS_INTR)) return -EIO; return 0; } static int intel_i2c_xfer(struct udevice *bus, struct i2c_msg *msg, int nmsgs) { struct intel_i2c *i2c = dev_get_priv(bus); struct i2c_msg *dmsg, *omsg, dummy; debug("i2c_xfer: %d messages ", nmsgs); memset(&dummy, 0, sizeof(struct i2c_msg)); |
0c7645bde
|
217 |
/* |
ca6c5e03f
|
218 219 |
* We expect either two messages (one with an offset and one with the * actucal data) or one message (just data) |
0c7645bde
|
220 |
*/ |
ca6c5e03f
|
221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 |
if (nmsgs > 2 || nmsgs == 0) { debug("%s: Only one or two messages are supported", __func__); return -EIO; } omsg = nmsgs == 1 ? &dummy : msg; dmsg = nmsgs == 1 ? msg : msg + 1; if (dmsg->flags & I2C_M_RD) return smbus_block_read(i2c->base, dmsg->addr, &dmsg->buf[0], omsg->buf[0], dmsg->len); else return smbus_block_write(i2c->base, dmsg->addr, &dmsg->buf[1], dmsg->buf[0], dmsg->len - 1); } static int intel_i2c_probe_chip(struct udevice *bus, uint chip_addr, uint chip_flags) { struct intel_i2c *i2c = dev_get_priv(bus); u8 buf[4]; return smbus_block_read(i2c->base, chip_addr, buf, 0, 1); } static int intel_i2c_set_bus_speed(struct udevice *bus, unsigned int speed) { return 0; } static int intel_i2c_probe(struct udevice *dev) { struct intel_i2c *priv = dev_get_priv(dev); |
fac3e796b
|
254 |
ulong base; |
ca6c5e03f
|
255 256 |
/* Save base address from PCI BAR */ |
fac3e796b
|
257 258 |
priv->base = (ulong)dm_pci_map_bar(dev, PCI_BASE_ADDRESS_4, PCI_REGION_IO); |
ca6c5e03f
|
259 |
base = priv->base; |
0c7645bde
|
260 261 262 |
/* Set SMBus enable. */ dm_pci_write_config8(dev, HOSTC, HST_EN); |
ca6c5e03f
|
263 264 |
/* Disable interrupts */ outb(inb(base + SMBHSTCTL) & ~SMBHSTCNT_INTREN, base + SMBHSTCTL); |
0c7645bde
|
265 |
|
ca6c5e03f
|
266 267 |
/* Set 32-byte data buffer mode */ outb(inb(base + SMBAUXCTL) | SMBAUXCTL_E32B, base + SMBAUXCTL); |
0c7645bde
|
268 |
|
ca6c5e03f
|
269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 |
return 0; } static int intel_i2c_bind(struct udevice *dev) { static int num_cards __attribute__ ((section(".data"))); char name[20]; /* Create a unique device name for PCI type devices */ if (device_is_on_pci_bus(dev)) { /* * ToDo: * Setting req_seq in the driver is probably not recommended. * But without a DT alias the number is not configured. And * using this driver is impossible for PCIe I2C devices. * This can be removed, once a better (correct) way for this * is found and implemented. */ dev->req_seq = num_cards; sprintf(name, "intel_i2c#%u", num_cards++); device_set_name(dev, name); } |
0c7645bde
|
291 |
|
abb0b01e7
|
292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 |
return 0; } static const struct dm_i2c_ops intel_i2c_ops = { .xfer = intel_i2c_xfer, .probe_chip = intel_i2c_probe_chip, .set_bus_speed = intel_i2c_set_bus_speed, }; static const struct udevice_id intel_i2c_ids[] = { { .compatible = "intel,ich-i2c" }, { } }; U_BOOT_DRIVER(intel_i2c) = { .name = "i2c_intel", .id = UCLASS_I2C, .of_match = intel_i2c_ids, |
abb0b01e7
|
310 |
.ops = &intel_i2c_ops, |
ca6c5e03f
|
311 312 |
.priv_auto_alloc_size = sizeof(struct intel_i2c), .bind = intel_i2c_bind, |
abb0b01e7
|
313 314 |
.probe = intel_i2c_probe, }; |
ca6c5e03f
|
315 316 317 318 319 320 321 322 323 324 |
static struct pci_device_id intel_smbus_pci_supported[] = { /* Intel BayTrail SMBus on the PCI bus */ { PCI_VDEVICE(INTEL, 0x0f12) }, /* Intel IvyBridge (Panther Point PCH) SMBus on the PCI bus */ { PCI_VDEVICE(INTEL, 0x1e22) }, {}, }; U_BOOT_PCI_DEVICE(intel_i2c, intel_smbus_pci_supported); |