Blame view
board/sunxi/dram_sun5i_auto.c
783 Bytes
56333be9b
|
1 |
/* DRAM parameters for auto dram configuration on sun5i and sun7i */ |
6c46c8e89
|
2 3 4 5 6 7 |
#include <common.h> #include <asm/arch/dram.h> static struct dram_para dram_para = { .clock = CONFIG_DRAM_CLK, |
47e3501a7
|
8 |
.mbus_clock = CONFIG_DRAM_MBUS_CLK, |
6c46c8e89
|
9 10 11 12 13 |
.type = 3, .rank_num = 1, .density = 0, .io_width = 0, .bus_width = 0, |
6c46c8e89
|
14 |
.zq = CONFIG_DRAM_ZQ, |
8975cdf4b
|
15 |
.odt_en = IS_ENABLED(CONFIG_DRAM_ODT_EN), |
6c46c8e89
|
16 |
.size = 0, |
d133647af
|
17 18 |
#ifdef CONFIG_DRAM_TIMINGS_VENDOR_MAGIC .cas = 9, |
6c46c8e89
|
19 20 21 |
.tpr0 = 0x42d899b7, .tpr1 = 0xa090, .tpr2 = 0x22a00, |
d133647af
|
22 23 24 |
.emr2 = 0x10, #else # include "dram_timings_sun4i.h" |
47e3501a7
|
25 |
.active_windowing = 1, |
d133647af
|
26 |
#endif |
8d6e18df6
|
27 |
.tpr3 = CONFIG_DRAM_TPR3, |
6c46c8e89
|
28 29 30 |
.tpr4 = 0, .tpr5 = 0, .emr1 = CONFIG_DRAM_EMR1, |
6c46c8e89
|
31 |
.emr3 = 0, |
47e3501a7
|
32 |
.dqs_gating_delay = CONFIG_DRAM_DQS_GATING_DELAY, |
6c46c8e89
|
33 34 35 36 37 38 |
}; unsigned long sunxi_dram_init(void) { return dramc_init(&dram_para); } |