Blame view
arch/arm/dts/zynqmp-zcu102-rev1.0.dts
605 Bytes
18a952ce7
|
1 |
// SPDX-License-Identifier: GPL-2.0+ |
ae9775f82
|
2 3 4 |
/* * dts file for Xilinx ZynqMP ZCU102 Rev1.0 * |
18a952ce7
|
5 |
* (C) Copyright 2016 - 2018, Xilinx, Inc. |
ae9775f82
|
6 7 |
* * Michal Simek <michal.simek@xilinx.com> |
ae9775f82
|
8 9 10 11 12 13 14 15 |
*/ #include "zynqmp-zcu102-revB.dts" / { model = "ZynqMP ZCU102 Rev1.0"; compatible = "xlnx,zynqmp-zcu102-rev1.0", "xlnx,zynqmp-zcu102", "xlnx,zynqmp"; }; |
5208a3a46
|
16 |
&eeprom { |
ae9775f82
|
17 18 |
#address-cells = <1>; #size-cells = <1>; |
d13d97bb9
|
19 |
board_sn: board-sn@0 { |
ae9775f82
|
20 21 |
reg = <0x0 0x14>; }; |
d13d97bb9
|
22 |
eth_mac: eth-mac@20 { |
ae9775f82
|
23 24 |
reg = <0x20 0x6>; }; |
d13d97bb9
|
25 |
board_name: board-name@d0 { |
ae9775f82
|
26 27 |
reg = <0xd0 0x6>; }; |
d13d97bb9
|
28 |
board_revision: board-revision@e0 { |
ae9775f82
|
29 30 31 |
reg = <0xe0 0x3>; }; }; |