Blame view
configs/evb-px5_defconfig
1.79 KB
9d7ed3392 rockchip: rk3368:... |
1 2 |
CONFIG_ARM=y CONFIG_ARCH_ROCKCHIP=y |
278b90ce7 configs: Migrate ... |
3 |
CONFIG_SYS_TEXT_BASE=0x00200000 |
052170c6a configs: Resync w... |
4 |
CONFIG_ENV_OFFSET=0x3F8000 |
9d7ed3392 rockchip: rk3368:... |
5 |
CONFIG_ROCKCHIP_RK3368=y |
32a238df7 configs: Resync w... |
6 |
CONFIG_TPL_LDSCRIPT="arch/arm/mach-rockchip/u-boot-tpl-v8.lds" |
259afb169 rockchip: px5: up... |
7 8 9 |
CONFIG_TPL_LIBCOMMON_SUPPORT=y CONFIG_TPL_LIBGENERIC_SUPPORT=y CONFIG_SPL_DRIVERS_MISC_SUPPORT=y |
9d7ed3392 rockchip: rk3368:... |
10 |
CONFIG_TARGET_EVB_PX5=y |
259afb169 rockchip: px5: up... |
11 |
CONFIG_SPL_STACK_R_ADDR=0x600000 |
59e5d1e2a configs: Resync w... |
12 |
CONFIG_NR_DRAM_BANKS=1 |
259afb169 rockchip: px5: up... |
13 |
CONFIG_SPL=y |
358b6a20e configs: Resync w... |
14 15 |
CONFIG_DEBUG_UART_BASE=0xFF1c0000 CONFIG_DEBUG_UART_CLOCK=24000000 |
259afb169 rockchip: px5: up... |
16 17 |
CONFIG_SPL_SPI_FLASH_SUPPORT=y CONFIG_SPL_SPI_SUPPORT=y |
fb82fe385 configs: Resync d... |
18 |
CONFIG_DEBUG_UART=y |
df35f4530 configs: Resync w... |
19 |
CONFIG_ANDROID_BOOT_IMAGE=y |
259afb169 rockchip: px5: up... |
20 21 22 |
CONFIG_FIT=y CONFIG_FIT_VERBOSE=y CONFIG_SPL_LOAD_FIT=y |
259afb169 rockchip: px5: up... |
23 24 25 26 |
CONFIG_BOOTSTAGE=y CONFIG_SPL_BOOTSTAGE=y CONFIG_BOOTSTAGE_REPORT=y CONFIG_BOOTSTAGE_FDT=y |
a2a5053a1 rockchip: utilize... |
27 |
CONFIG_DEFAULT_FDT_FILE="rockchip/rk3368-px5-evb.dtb" |
9d7ed3392 rockchip: rk3368:... |
28 |
# CONFIG_DISPLAY_CPUINFO is not set |
78eba69d9 treewide: Migrate... |
29 |
CONFIG_DISPLAY_BOARDINFO_LATE=y |
9d7ed3392 rockchip: rk3368:... |
30 |
CONFIG_ARCH_EARLY_INIT_R=y |
259afb169 rockchip: px5: up... |
31 |
CONFIG_SPL_BOOTROM_SUPPORT=y |
861e48e8f rockchip: rk3368:... |
32 |
# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set |
259afb169 rockchip: px5: up... |
33 34 35 36 37 |
CONFIG_TPL_SYS_MALLOC_SIMPLE=y CONFIG_SPL_STACK_R=y CONFIG_SPL_ATF=y CONFIG_SPL_ATF_NO_PLATFORM_PARAM=y CONFIG_TPL=y |
9d7ed3392 rockchip: rk3368:... |
38 39 |
CONFIG_CMD_MMC=y CONFIG_CMD_CACHE=y |
259afb169 rockchip: px5: up... |
40 41 42 |
CONFIG_SPL_OF_CONTROL=y CONFIG_TPL_OF_CONTROL=y CONFIG_OF_LIVE=y |
8c5cad05c configs: Resync w... |
43 |
CONFIG_DEFAULT_DEVICE_TREE="rk3368-px5-evb" |
259afb169 rockchip: px5: up... |
44 45 46 |
CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names interrupt-parent" CONFIG_TPL_OF_PLATDATA=y CONFIG_ENV_IS_IN_MMC=y |
8d8ee47e0 env: Add CONFIG_S... |
47 |
CONFIG_SYS_RELOC_GD_ENV_ADDR=y |
1b8114ac1 rockchip: evb-px5... |
48 |
# CONFIG_NET is not set |
259afb169 rockchip: px5: up... |
49 |
CONFIG_TPL_DM=y |
9d7ed3392 rockchip: rk3368:... |
50 |
CONFIG_REGMAP=y |
259afb169 rockchip: px5: up... |
51 52 |
CONFIG_SPL_REGMAP=y CONFIG_TPL_REGMAP=y |
9d7ed3392 rockchip: rk3368:... |
53 |
CONFIG_SYSCON=y |
259afb169 rockchip: px5: up... |
54 55 |
CONFIG_SPL_SYSCON=y CONFIG_TPL_SYSCON=y |
9d7ed3392 rockchip: rk3368:... |
56 |
CONFIG_CLK=y |
259afb169 rockchip: px5: up... |
57 58 |
CONFIG_SPL_CLK=y CONFIG_TPL_CLK=y |
9d7ed3392 rockchip: rk3368:... |
59 60 61 |
CONFIG_MMC_DW=y CONFIG_MMC_DW_ROCKCHIP=y CONFIG_PINCTRL=y |
259afb169 rockchip: px5: up... |
62 |
CONFIG_SPL_PINCTRL=y |
9d7ed3392 rockchip: rk3368:... |
63 |
CONFIG_RAM=y |
259afb169 rockchip: px5: up... |
64 65 66 |
CONFIG_SPL_RAM=y CONFIG_TPL_RAM=y CONFIG_DM_RESET=y |
9d7ed3392 rockchip: rk3368:... |
67 |
CONFIG_DEBUG_UART_SHIFT=2 |
9d7ed3392 rockchip: rk3368:... |
68 69 |
CONFIG_DEBUG_UART_SKIP_INIT=y CONFIG_SYSRESET=y |
259afb169 rockchip: px5: up... |
70 71 72 |
CONFIG_PANIC_HANG=y CONFIG_SPL_TINY_MEMSET=y CONFIG_TPL_TINY_MEMSET=y |
9d7ed3392 rockchip: rk3368:... |
73 |
CONFIG_ERRNO_STR=y |