Blame view
tools/imximage.c
27.2 KB
83d290c56
|
1 |
// SPDX-License-Identifier: GPL-2.0+ |
8edcde5e4
|
2 3 4 5 6 7 8 |
/* * (C) Copyright 2009 * Stefano Babic, DENX Software Engineering, sbabic@denx.de. * * (C) Copyright 2008 * Marvell Semiconductor <www.marvell.com> * Written-by: Prafulla Wadaskar <prafulla@marvell.com> |
8edcde5e4
|
9 |
*/ |
f86ed6a8d
|
10 |
#include "imagetool.h" |
8edcde5e4
|
11 12 |
#include <image.h> #include "imximage.h" |
e97bdfa5d
|
13 |
#include <generated/autoconf.h> |
8edcde5e4
|
14 |
|
0187c985a
|
15 |
#define UNDEFINED 0xFFFFFFFF |
e97bdfa5d
|
16 17 18 |
#if !defined(CONFIG_IMX_DCD_ADDR) #define CONFIG_IMX_DCD_ADDR 0x00910000 #endif |
8edcde5e4
|
19 20 21 22 |
/* * Supported commands for configuration file */ static table_entry_t imximage_cmds[] = { |
8a1edd7d5
|
23 |
{CMD_BOOT_FROM, "BOOT_FROM", "boot command", }, |
6cb83829a
|
24 |
{CMD_BOOT_OFFSET, "BOOT_OFFSET", "Boot offset", }, |
0b7f7c339
|
25 26 |
{CMD_WRITE_DATA, "DATA", "Reg Write Data", }, {CMD_WRITE_CLR_BIT, "CLR_BIT", "Reg clear bit", }, |
3e0a71c15
|
27 |
{CMD_WRITE_SET_BIT, "SET_BIT", "Reg set bit", }, |
0b7f7c339
|
28 29 |
{CMD_CHECK_BITS_SET, "CHECK_BITS_SET", "Reg Check bits set", }, {CMD_CHECK_BITS_CLR, "CHECK_BITS_CLR", "Reg Check bits clr", }, |
0187c985a
|
30 |
{CMD_CSF, "CSF", "Command Sequence File", }, |
8a1edd7d5
|
31 |
{CMD_IMAGE_VERSION, "IMAGE_VERSION", "image version", }, |
b55e4f48d
|
32 |
{CMD_PLUGIN, "PLUGIN", "file plugin_addr", }, |
8a1edd7d5
|
33 |
{-1, "", "", }, |
8edcde5e4
|
34 35 36 37 38 39 |
}; /* * Supported Boot options for configuration file * this is needed to set the correct flash offset */ |
377e367a8
|
40 |
static table_entry_t imximage_boot_offset[] = { |
8edcde5e4
|
41 |
{FLASH_OFFSET_ONENAND, "onenand", "OneNAND Flash",}, |
bd25864cc
|
42 |
{FLASH_OFFSET_NAND, "nand", "NAND Flash", }, |
19b409c00
|
43 44 |
{FLASH_OFFSET_NOR, "nor", "NOR Flash", }, {FLASH_OFFSET_SATA, "sata", "SATA Disk", }, |
bd25864cc
|
45 46 |
{FLASH_OFFSET_SD, "sd", "SD Card", }, {FLASH_OFFSET_SPI, "spi", "SPI Flash", }, |
9598f8c30
|
47 |
{FLASH_OFFSET_QSPI, "qspi", "QSPI NOR Flash",}, |
8edcde5e4
|
48 49 |
{-1, "", "Invalid", }, }; |
8a1edd7d5
|
50 |
/* |
377e367a8
|
51 52 53 54 55 56 57 58 59 60 |
* Supported Boot options for configuration file * this is needed to determine the initial load size */ static table_entry_t imximage_boot_loadsize[] = { {FLASH_LOADSIZE_ONENAND, "onenand", "OneNAND Flash",}, {FLASH_LOADSIZE_NAND, "nand", "NAND Flash", }, {FLASH_LOADSIZE_NOR, "nor", "NOR Flash", }, {FLASH_LOADSIZE_SATA, "sata", "SATA Disk", }, {FLASH_LOADSIZE_SD, "sd", "SD Card", }, {FLASH_LOADSIZE_SPI, "spi", "SPI Flash", }, |
9598f8c30
|
61 |
{FLASH_LOADSIZE_QSPI, "qspi", "QSPI NOR Flash",}, |
377e367a8
|
62 63 64 65 |
{-1, "", "Invalid", }, }; /* |
8a1edd7d5
|
66 67 68 69 |
* IMXIMAGE version definition for i.MX chips */ static table_entry_t imximage_versions[] = { {IMXIMAGE_V1, "", " (i.MX25/35/51 compatible)", }, |
0b7f7c339
|
70 |
{IMXIMAGE_V2, "", " (i.MX53/6/7 compatible)", }, |
8a1edd7d5
|
71 72 |
{-1, "", " (Invalid)", }, }; |
8edcde5e4
|
73 74 |
static struct imx_header imximage_header; |
8a1edd7d5
|
75 |
static uint32_t imximage_version; |
0187c985a
|
76 77 78 79 80 81 82 |
/* * Image Vector Table Offset * Initialized to a wrong not 4-bytes aligned address to * check if it is was set by the cfg file. */ static uint32_t imximage_ivt_offset = UNDEFINED; static uint32_t imximage_csf_size = UNDEFINED; |
377e367a8
|
83 84 |
/* Initial Load Region Size */ static uint32_t imximage_init_loadsize; |
b55e4f48d
|
85 86 87 |
static uint32_t imximage_iram_free_start; static uint32_t imximage_plugin_size; static uint32_t plugin_image; |
8a1edd7d5
|
88 89 |
static set_dcd_val_t set_dcd_val; |
0b7f7c339
|
90 |
static set_dcd_param_t set_dcd_param; |
8a1edd7d5
|
91 92 |
static set_dcd_rst_t set_dcd_rst; static set_imx_hdr_t set_imx_hdr; |
4d5fa9853
|
93 |
static uint32_t max_dcd_entries; |
243319825
|
94 |
static uint32_t *header_size_ptr; |
0187c985a
|
95 |
static uint32_t *csf_ptr; |
8edcde5e4
|
96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 |
static uint32_t get_cfg_value(char *token, char *name, int linenr) { char *endptr; uint32_t value; errno = 0; value = strtoul(token, &endptr, 16); if (errno || (token == endptr)) { fprintf(stderr, "Error: %s[%d] - Invalid hex data(%s) ", name, linenr, token); exit(EXIT_FAILURE); } return value; } |
8a1edd7d5
|
112 |
static uint32_t detect_imximage_version(struct imx_header *imx_hdr) |
8edcde5e4
|
113 |
{ |
8a1edd7d5
|
114 115 116 117 118 119 120 121 122 123 124 125 |
imx_header_v1_t *hdr_v1 = &imx_hdr->header.hdr_v1; imx_header_v2_t *hdr_v2 = &imx_hdr->header.hdr_v2; flash_header_v1_t *fhdr_v1 = &hdr_v1->fhdr; flash_header_v2_t *fhdr_v2 = &hdr_v2->fhdr; /* Try to detect V1 */ if ((fhdr_v1->app_code_barker == APP_CODE_BARKER) && (hdr_v1->dcd_table.preamble.barker == DCD_BARKER)) return IMXIMAGE_V1; /* Try to detect V2 */ if ((fhdr_v2->header.tag == IVT_HEADER_TAG) && |
b55e4f48d
|
126 127 128 129 130 |
(hdr_v2->data.dcd_table.header.tag == DCD_HEADER_TAG)) return IMXIMAGE_V2; if ((fhdr_v2->header.tag == IVT_HEADER_TAG) && hdr_v2->boot_data.plugin) |
8a1edd7d5
|
131 132 133 |
return IMXIMAGE_V2; return IMXIMAGE_VER_INVALID; |
8edcde5e4
|
134 |
} |
8a1edd7d5
|
135 |
static void err_imximage_version(int version) |
8edcde5e4
|
136 |
{ |
8a1edd7d5
|
137 138 139 |
fprintf(stderr, "Error: Unsupported imximage version:%d ", version); |
8edcde5e4
|
140 |
|
8a1edd7d5
|
141 142 |
exit(EXIT_FAILURE); } |
8edcde5e4
|
143 |
|
8a1edd7d5
|
144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 |
static void set_dcd_val_v1(struct imx_header *imxhdr, char *name, int lineno, int fld, uint32_t value, uint32_t off) { dcd_v1_t *dcd_v1 = &imxhdr->header.hdr_v1.dcd_table; switch (fld) { case CFG_REG_SIZE: /* Byte, halfword, word */ if ((value != 1) && (value != 2) && (value != 4)) { fprintf(stderr, "Error: %s[%d] - " "Invalid register size " "(%d) ", name, lineno, value); exit(EXIT_FAILURE); } dcd_v1->addr_data[off].type = value; break; case CFG_REG_ADDRESS: dcd_v1->addr_data[off].addr = value; break; case CFG_REG_VALUE: dcd_v1->addr_data[off].value = value; break; default: break; |
8edcde5e4
|
169 |
|
8a1edd7d5
|
170 171 |
} } |
8edcde5e4
|
172 |
|
61903b759
|
173 |
static struct dcd_v2_cmd *gd_last_cmd; |
0b7f7c339
|
174 175 176 |
static void set_dcd_param_v2(struct imx_header *imxhdr, uint32_t dcd_len, int32_t cmd) { |
b55e4f48d
|
177 |
dcd_v2_t *dcd_v2 = &imxhdr->header.hdr_v2.data.dcd_table; |
61903b759
|
178 179 180 181 182 183 184 185 186 187 |
struct dcd_v2_cmd *d = gd_last_cmd; struct dcd_v2_cmd *d2; int len; if (!d) d = &dcd_v2->dcd_cmd; d2 = d; len = be16_to_cpu(d->write_dcd_command.length); if (len > 4) d2 = (struct dcd_v2_cmd *)(((char *)d) + len); |
0b7f7c339
|
188 189 190 |
switch (cmd) { case CMD_WRITE_DATA: |
61903b759
|
191 192 193 194 195 196 197 |
if ((d->write_dcd_command.tag == DCD_WRITE_DATA_COMMAND_TAG) && (d->write_dcd_command.param == DCD_WRITE_DATA_PARAM)) break; d = d2; d->write_dcd_command.tag = DCD_WRITE_DATA_COMMAND_TAG; d->write_dcd_command.length = cpu_to_be16(4); d->write_dcd_command.param = DCD_WRITE_DATA_PARAM; |
0b7f7c339
|
198 199 |
break; case CMD_WRITE_CLR_BIT: |
61903b759
|
200 201 202 203 204 205 206 |
if ((d->write_dcd_command.tag == DCD_WRITE_DATA_COMMAND_TAG) && (d->write_dcd_command.param == DCD_WRITE_CLR_BIT_PARAM)) break; d = d2; d->write_dcd_command.tag = DCD_WRITE_DATA_COMMAND_TAG; d->write_dcd_command.length = cpu_to_be16(4); d->write_dcd_command.param = DCD_WRITE_CLR_BIT_PARAM; |
0b7f7c339
|
207 |
break; |
3e0a71c15
|
208 209 210 211 212 213 214 215 216 |
case CMD_WRITE_SET_BIT: if ((d->write_dcd_command.tag == DCD_WRITE_DATA_COMMAND_TAG) && (d->write_dcd_command.param == DCD_WRITE_SET_BIT_PARAM)) break; d = d2; d->write_dcd_command.tag = DCD_WRITE_DATA_COMMAND_TAG; d->write_dcd_command.length = cpu_to_be16(4); d->write_dcd_command.param = DCD_WRITE_SET_BIT_PARAM; break; |
0b7f7c339
|
217 218 |
/* * Check data command only supports one entry, |
0b7f7c339
|
219 220 |
*/ case CMD_CHECK_BITS_SET: |
61903b759
|
221 222 223 224 |
d = d2; d->write_dcd_command.tag = DCD_CHECK_DATA_COMMAND_TAG; d->write_dcd_command.length = cpu_to_be16(4); d->write_dcd_command.param = DCD_CHECK_BITS_SET_PARAM; |
0b7f7c339
|
225 226 |
break; case CMD_CHECK_BITS_CLR: |
61903b759
|
227 228 229 |
d = d2; d->write_dcd_command.tag = DCD_CHECK_DATA_COMMAND_TAG; d->write_dcd_command.length = cpu_to_be16(4); |
0782a8803
|
230 |
d->write_dcd_command.param = DCD_CHECK_BITS_CLR_PARAM; |
0b7f7c339
|
231 232 233 234 |
break; default: break; } |
61903b759
|
235 |
gd_last_cmd = d; |
0b7f7c339
|
236 |
} |
8a1edd7d5
|
237 238 239 |
static void set_dcd_val_v2(struct imx_header *imxhdr, char *name, int lineno, int fld, uint32_t value, uint32_t off) { |
61903b759
|
240 241 242 243 244 |
struct dcd_v2_cmd *d = gd_last_cmd; int len; len = be16_to_cpu(d->write_dcd_command.length); off = (len - 4) >> 3; |
8a1edd7d5
|
245 246 247 |
switch (fld) { case CFG_REG_ADDRESS: |
61903b759
|
248 |
d->addr_data[off].addr = cpu_to_be32(value); |
8a1edd7d5
|
249 250 |
break; case CFG_REG_VALUE: |
61903b759
|
251 252 253 |
d->addr_data[off].value = cpu_to_be32(value); off++; d->write_dcd_command.length = cpu_to_be16((off << 3) + 4); |
8a1edd7d5
|
254 255 256 257 258 |
break; default: break; } |
8edcde5e4
|
259 |
} |
8a1edd7d5
|
260 261 262 263 264 265 |
/* * Complete setting up the rest field of DCD of V1 * such as barker code and DCD data length. */ static void set_dcd_rst_v1(struct imx_header *imxhdr, uint32_t dcd_len, char *name, int lineno) |
8edcde5e4
|
266 |
{ |
8a1edd7d5
|
267 |
dcd_v1_t *dcd_v1 = &imxhdr->header.hdr_v1.dcd_table; |
8a1edd7d5
|
268 269 270 271 272 273 274 275 276 277 278 |
dcd_v1->preamble.barker = DCD_BARKER; dcd_v1->preamble.length = dcd_len * sizeof(dcd_type_addr_data_t); } /* * Complete setting up the reset field of DCD of V2 * such as DCD tag, version, length, etc. */ static void set_dcd_rst_v2(struct imx_header *imxhdr, uint32_t dcd_len, char *name, int lineno) { |
b55e4f48d
|
279 280 281 282 283 284 285 286 287 288 289 290 |
if (!imxhdr->header.hdr_v2.boot_data.plugin) { dcd_v2_t *dcd_v2 = &imxhdr->header.hdr_v2.data.dcd_table; struct dcd_v2_cmd *d = gd_last_cmd; int len; if (!d) d = &dcd_v2->dcd_cmd; len = be16_to_cpu(d->write_dcd_command.length); if (len > 4) d = (struct dcd_v2_cmd *)(((char *)d) + len); len = (char *)d - (char *)&dcd_v2->header; |
b55e4f48d
|
291 292 293 294 |
dcd_v2->header.tag = DCD_HEADER_TAG; dcd_v2->header.length = cpu_to_be16(len); dcd_v2->header.version = DCD_VERSION; } |
8a1edd7d5
|
295 296 297 |
} static void set_imx_hdr_v1(struct imx_header *imxhdr, uint32_t dcd_len, |
ad0826dcd
|
298 |
uint32_t entry_point, uint32_t flash_offset) |
8a1edd7d5
|
299 300 301 302 |
{ imx_header_v1_t *hdr_v1 = &imxhdr->header.hdr_v1; flash_header_v1_t *fhdr_v1 = &hdr_v1->fhdr; dcd_v1_t *dcd_v1 = &hdr_v1->dcd_table; |
ab857f261
|
303 |
uint32_t hdr_base; |
243319825
|
304 305 |
uint32_t header_length = (((char *)&dcd_v1->addr_data[dcd_len].addr) - ((char *)imxhdr)); |
8a1edd7d5
|
306 |
|
8a1edd7d5
|
307 308 |
/* Set magic number */ fhdr_v1->app_code_barker = APP_CODE_BARKER; |
97f17fa62
|
309 |
hdr_base = entry_point - imximage_init_loadsize + flash_offset; |
ab857f261
|
310 |
fhdr_v1->app_dest_ptr = hdr_base - flash_offset; |
ad0826dcd
|
311 |
fhdr_v1->app_code_jump_vector = entry_point; |
8a1edd7d5
|
312 |
|
ab857f261
|
313 314 |
fhdr_v1->dcd_ptr_ptr = hdr_base + offsetof(flash_header_v1_t, dcd_ptr); fhdr_v1->dcd_ptr = hdr_base + offsetof(imx_header_v1_t, dcd_table); |
8a1edd7d5
|
315 |
|
8a1edd7d5
|
316 317 318 |
/* Security feature are not supported */ fhdr_v1->app_code_csf = 0; fhdr_v1->super_root_key = 0; |
243319825
|
319 |
header_size_ptr = (uint32_t *)(((char *)imxhdr) + header_length - 4); |
8a1edd7d5
|
320 321 322 |
} static void set_imx_hdr_v2(struct imx_header *imxhdr, uint32_t dcd_len, |
ad0826dcd
|
323 |
uint32_t entry_point, uint32_t flash_offset) |
8a1edd7d5
|
324 325 326 |
{ imx_header_v2_t *hdr_v2 = &imxhdr->header.hdr_v2; flash_header_v2_t *fhdr_v2 = &hdr_v2->fhdr; |
ab857f261
|
327 |
uint32_t hdr_base; |
8a1edd7d5
|
328 |
|
8a1edd7d5
|
329 330 331 332 |
/* Set magic number */ fhdr_v2->header.tag = IVT_HEADER_TAG; /* 0xD1 */ fhdr_v2->header.length = cpu_to_be16(sizeof(flash_header_v2_t)); fhdr_v2->header.version = IVT_VERSION; /* 0x40 */ |
b55e4f48d
|
333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 |
if (!hdr_v2->boot_data.plugin) { fhdr_v2->entry = entry_point; fhdr_v2->reserved1 = 0; fhdr_v2->reserved1 = 0; hdr_base = entry_point - imximage_init_loadsize + flash_offset; fhdr_v2->self = hdr_base; if (dcd_len > 0) fhdr_v2->dcd_ptr = hdr_base + offsetof(imx_header_v2_t, data); else fhdr_v2->dcd_ptr = 0; fhdr_v2->boot_data_ptr = hdr_base + offsetof(imx_header_v2_t, boot_data); hdr_v2->boot_data.start = entry_point - imximage_init_loadsize; fhdr_v2->csf = 0; header_size_ptr = &hdr_v2->boot_data.size; csf_ptr = &fhdr_v2->csf; } else { imx_header_v2_t *next_hdr_v2; flash_header_v2_t *next_fhdr_v2; if (imximage_csf_size != 0) { fprintf(stderr, "Error: Header v2: SECURE_BOOT is only supported in DCD mode!"); exit(EXIT_FAILURE); } fhdr_v2->entry = imximage_iram_free_start + flash_offset + sizeof(flash_header_v2_t) + sizeof(boot_data_t); fhdr_v2->reserved1 = 0; fhdr_v2->reserved2 = 0; fhdr_v2->self = imximage_iram_free_start + flash_offset; |
b893c9898
|
369 |
fhdr_v2->dcd_ptr = 0; |
8a1edd7d5
|
370 |
|
b55e4f48d
|
371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 |
fhdr_v2->boot_data_ptr = fhdr_v2->self + offsetof(imx_header_v2_t, boot_data); hdr_v2->boot_data.start = imximage_iram_free_start; /* * The actural size of plugin image is "imximage_plugin_size + * sizeof(flash_header_v2_t) + sizeof(boot_data_t)", plus the * flash_offset space.The ROM code only need to copy this size * to run the plugin code. However, later when copy the whole * U-Boot image to DDR, the ROM code use memcpy to copy the * first part of the image, and use the storage read function * to get the remaining part. This requires the dividing point * must be multiple of storage sector size. Here we set the * first section to be MAX_PLUGIN_CODE_SIZE(64KB) for this * purpose. */ hdr_v2->boot_data.size = MAX_PLUGIN_CODE_SIZE; /* Security feature are not supported */ fhdr_v2->csf = 0; next_hdr_v2 = (imx_header_v2_t *)((char *)hdr_v2 + imximage_plugin_size); next_fhdr_v2 = &next_hdr_v2->fhdr; next_fhdr_v2->header.tag = IVT_HEADER_TAG; /* 0xD1 */ next_fhdr_v2->header.length = cpu_to_be16(sizeof(flash_header_v2_t)); next_fhdr_v2->header.version = IVT_VERSION; /* 0x40 */ next_fhdr_v2->entry = entry_point; hdr_base = entry_point - sizeof(struct imx_header); next_fhdr_v2->reserved1 = 0; next_fhdr_v2->reserved2 = 0; next_fhdr_v2->self = hdr_base + imximage_plugin_size; next_fhdr_v2->dcd_ptr = 0; next_fhdr_v2->boot_data_ptr = next_fhdr_v2->self + offsetof(imx_header_v2_t, boot_data); next_hdr_v2->boot_data.start = hdr_base - flash_offset; header_size_ptr = &next_hdr_v2->boot_data.size; |
0187c985a
|
415 |
|
b55e4f48d
|
416 417 418 419 |
next_hdr_v2->boot_data.plugin = 0; next_fhdr_v2->csf = 0; } |
8a1edd7d5
|
420 |
} |
72048bc3f
|
421 |
static void set_hdr_func(void) |
8a1edd7d5
|
422 423 424 425 |
{ switch (imximage_version) { case IMXIMAGE_V1: set_dcd_val = set_dcd_val_v1; |
0b7f7c339
|
426 |
set_dcd_param = NULL; |
8a1edd7d5
|
427 428 |
set_dcd_rst = set_dcd_rst_v1; set_imx_hdr = set_imx_hdr_v1; |
4d5fa9853
|
429 |
max_dcd_entries = MAX_HW_CFG_SIZE_V1; |
8a1edd7d5
|
430 431 |
break; case IMXIMAGE_V2: |
61903b759
|
432 |
gd_last_cmd = NULL; |
8a1edd7d5
|
433 |
set_dcd_val = set_dcd_val_v2; |
0b7f7c339
|
434 |
set_dcd_param = set_dcd_param_v2; |
8a1edd7d5
|
435 436 |
set_dcd_rst = set_dcd_rst_v2; set_imx_hdr = set_imx_hdr_v2; |
4d5fa9853
|
437 |
max_dcd_entries = MAX_HW_CFG_SIZE_V2; |
8a1edd7d5
|
438 439 440 441 442 443 |
break; default: err_imximage_version(imximage_version); break; } } |
8edcde5e4
|
444 |
|
8a1edd7d5
|
445 446 447 448 449 450 451 452 453 |
static void print_hdr_v1(struct imx_header *imx_hdr) { imx_header_v1_t *hdr_v1 = &imx_hdr->header.hdr_v1; flash_header_v1_t *fhdr_v1 = &hdr_v1->fhdr; dcd_v1_t *dcd_v1 = &hdr_v1->dcd_table; uint32_t size, length, ver; size = dcd_v1->preamble.length; if (size > (MAX_HW_CFG_SIZE_V1 * sizeof(dcd_type_addr_data_t))) { |
8edcde5e4
|
454 455 456 |
fprintf(stderr, "Error: Image corrupt DCD size %d exceed maximum %d ", |
5b28e913f
|
457 |
(uint32_t)(size / sizeof(dcd_type_addr_data_t)), |
8a1edd7d5
|
458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 |
MAX_HW_CFG_SIZE_V1); exit(EXIT_FAILURE); } length = dcd_v1->preamble.length / sizeof(dcd_type_addr_data_t); ver = detect_imximage_version(imx_hdr); printf("Image Type: Freescale IMX Boot Image "); printf("Image Ver: %x", ver); printf("%s ", get_table_entry_name(imximage_versions, NULL, ver)); printf("Data Size: "); genimg_print_size(dcd_v1->addr_data[length].type); printf("Load Address: %08x ", (uint32_t)fhdr_v1->app_dest_ptr); printf("Entry Point: %08x ", (uint32_t)fhdr_v1->app_code_jump_vector); } static void print_hdr_v2(struct imx_header *imx_hdr) { imx_header_v2_t *hdr_v2 = &imx_hdr->header.hdr_v2; flash_header_v2_t *fhdr_v2 = &hdr_v2->fhdr; |
b55e4f48d
|
482 483 |
dcd_v2_t *dcd_v2 = &hdr_v2->data.dcd_table; uint32_t size, version, plugin; |
8a1edd7d5
|
484 |
|
b55e4f48d
|
485 486 487 488 489 490 491 492 493 494 495 |
plugin = hdr_v2->boot_data.plugin; if (!plugin) { size = be16_to_cpu(dcd_v2->header.length); if (size > (MAX_HW_CFG_SIZE_V2 * sizeof(dcd_addr_data_t))) { fprintf(stderr, "Error: Image corrupt DCD size %d exceed maximum %d ", (uint32_t)(size / sizeof(dcd_addr_data_t)), MAX_HW_CFG_SIZE_V2); exit(EXIT_FAILURE); } |
8edcde5e4
|
496 |
} |
8a1edd7d5
|
497 |
version = detect_imximage_version(imx_hdr); |
8edcde5e4
|
498 499 500 |
printf("Image Type: Freescale IMX Boot Image "); |
8a1edd7d5
|
501 502 503 |
printf("Image Ver: %x", version); printf("%s ", get_table_entry_name(imximage_versions, NULL, version)); |
b55e4f48d
|
504 505 506 507 508 509 510 511 512 |
printf("Mode: %s ", plugin ? "PLUGIN" : "DCD"); if (!plugin) { printf("Data Size: "); genimg_print_size(hdr_v2->boot_data.size); printf("Load Address: %08x ", (uint32_t)fhdr_v2->boot_data_ptr); printf("Entry Point: %08x ", (uint32_t)fhdr_v2->entry); |
7e1a0483c
|
513 |
if (fhdr_v2->csf) { |
e5491f3ef
|
514 515 516 517 518 519 |
uint16_t dcdlen; int offs; dcdlen = hdr_v2->data.dcd_table.header.length; offs = (char *)&hdr_v2->data.dcd_table - (char *)hdr_v2; |
7e1a0483c
|
520 521 522 523 524 525 526 |
/* * The HAB block is the first part of the image, from * start of IVT header (fhdr_v2->self) to the start of * the CSF block (fhdr_v2->csf). So HAB size is * calculated as: * HAB_size = fhdr_v2->csf - fhdr_v2->self */ |
8519c9c98
|
527 528 |
printf("HAB Blocks: 0x%08x 0x%08x 0x%08x ", |
b55e4f48d
|
529 |
(uint32_t)fhdr_v2->self, 0, |
7e1a0483c
|
530 |
(uint32_t)(fhdr_v2->csf - fhdr_v2->self)); |
e97bdfa5d
|
531 532 533 |
printf("DCD Blocks: 0x%08x 0x%08x 0x%08x ", offs, CONFIG_IMX_DCD_ADDR, be16_to_cpu(dcdlen)); |
b55e4f48d
|
534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 |
} } else { imx_header_v2_t *next_hdr_v2; flash_header_v2_t *next_fhdr_v2; /*First Header*/ printf("Plugin Data Size: "); genimg_print_size(hdr_v2->boot_data.size); printf("Plugin Code Size: "); genimg_print_size(imximage_plugin_size); printf("Plugin Load Address: %08x ", hdr_v2->boot_data.start); printf("Plugin Entry Point: %08x ", (uint32_t)fhdr_v2->entry); /*Second Header*/ next_hdr_v2 = (imx_header_v2_t *)((char *)hdr_v2 + imximage_plugin_size); next_fhdr_v2 = &next_hdr_v2->fhdr; printf("U-Boot Data Size: "); genimg_print_size(next_hdr_v2->boot_data.size); printf("U-Boot Load Address: %08x ", next_hdr_v2->boot_data.start); printf("U-Boot Entry Point: %08x ", (uint32_t)next_fhdr_v2->entry); |
0187c985a
|
561 |
} |
8edcde5e4
|
562 |
} |
b55e4f48d
|
563 564 |
static void copy_plugin_code(struct imx_header *imxhdr, char *plugin_file) { |
2a380cccc
|
565 |
int ifd; |
b55e4f48d
|
566 567 568 569 570 |
struct stat sbuf; char *plugin_buf = imxhdr->header.hdr_v2.data.plugin_code; char *ptr; ifd = open(plugin_file, O_RDONLY|O_BINARY); |
2a380cccc
|
571 572 573 574 575 576 577 |
if (ifd < 0) { fprintf(stderr, "Can't open %s: %s ", plugin_file, strerror(errno)); exit(EXIT_FAILURE); } |
b55e4f48d
|
578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 |
if (fstat(ifd, &sbuf) < 0) { fprintf(stderr, "Can't stat %s: %s ", plugin_file, strerror(errno)); exit(EXIT_FAILURE); } ptr = mmap(0, sbuf.st_size, PROT_READ, MAP_SHARED, ifd, 0); if (ptr == MAP_FAILED) { fprintf(stderr, "Can't read %s: %s ", plugin_file, strerror(errno)); exit(EXIT_FAILURE); } if (sbuf.st_size > MAX_PLUGIN_CODE_SIZE) { printf("plugin binary size too large "); exit(EXIT_FAILURE); } memcpy(plugin_buf, ptr, sbuf.st_size); imximage_plugin_size = sbuf.st_size; (void) munmap((void *)ptr, sbuf.st_size); (void) close(ifd); imxhdr->header.hdr_v2.boot_data.plugin = 1; } |
8a1edd7d5
|
609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 |
static void parse_cfg_cmd(struct imx_header *imxhdr, int32_t cmd, char *token, char *name, int lineno, int fld, int dcd_len) { int value; static int cmd_ver_first = ~0; switch (cmd) { case CMD_IMAGE_VERSION: imximage_version = get_cfg_value(token, name, lineno); if (cmd_ver_first == 0) { fprintf(stderr, "Error: %s[%d] - IMAGE_VERSION " "command need be the first before other " "valid command in the file ", name, lineno); exit(EXIT_FAILURE); } cmd_ver_first = 1; |
72048bc3f
|
626 |
set_hdr_func(); |
8a1edd7d5
|
627 628 |
break; case CMD_BOOT_FROM: |
377e367a8
|
629 |
imximage_ivt_offset = get_table_entry_id(imximage_boot_offset, |
8a1edd7d5
|
630 |
"imximage boot option", token); |
3150f92c2
|
631 |
if (imximage_ivt_offset == -1) { |
8a1edd7d5
|
632 633 634 635 636 |
fprintf(stderr, "Error: %s[%d] -Invalid boot device" "(%s) ", name, lineno, token); exit(EXIT_FAILURE); } |
377e367a8
|
637 638 639 640 641 642 643 644 645 646 647 648 |
imximage_init_loadsize = get_table_entry_id(imximage_boot_loadsize, "imximage boot option", token); if (imximage_init_loadsize == -1) { fprintf(stderr, "Error: %s[%d] -Invalid boot device(%s) ", name, lineno, token); exit(EXIT_FAILURE); } |
01390aff2
|
649 650 651 652 653 654 655 |
/* * The SOC loads from the storage starting at address 0 * then ensures that the load size contains the offset */ if (imximage_init_loadsize < imximage_ivt_offset) imximage_init_loadsize = imximage_ivt_offset; |
8a1edd7d5
|
656 657 658 |
if (unlikely(cmd_ver_first != 1)) cmd_ver_first = 0; break; |
6cb83829a
|
659 |
case CMD_BOOT_OFFSET: |
3150f92c2
|
660 |
imximage_ivt_offset = get_cfg_value(token, name, lineno); |
6cb83829a
|
661 662 663 |
if (unlikely(cmd_ver_first != 1)) cmd_ver_first = 0; break; |
0b7f7c339
|
664 665 |
case CMD_WRITE_DATA: case CMD_WRITE_CLR_BIT: |
3e0a71c15
|
666 |
case CMD_WRITE_SET_BIT: |
0b7f7c339
|
667 668 |
case CMD_CHECK_BITS_SET: case CMD_CHECK_BITS_CLR: |
8a1edd7d5
|
669 |
value = get_cfg_value(token, name, lineno); |
0b7f7c339
|
670 671 |
if (set_dcd_param) (*set_dcd_param)(imxhdr, dcd_len, cmd); |
8a1edd7d5
|
672 673 674 675 |
(*set_dcd_val)(imxhdr, name, lineno, fld, value, dcd_len); if (unlikely(cmd_ver_first != 1)) cmd_ver_first = 0; break; |
0187c985a
|
676 677 678 679 680 681 682 683 684 685 686 687 |
case CMD_CSF: if (imximage_version != 2) { fprintf(stderr, "Error: %s[%d] - CSF only supported for VERSION 2(%s) ", name, lineno, token); exit(EXIT_FAILURE); } imximage_csf_size = get_cfg_value(token, name, lineno); if (unlikely(cmd_ver_first != 1)) cmd_ver_first = 0; break; |
b55e4f48d
|
688 689 690 691 |
case CMD_PLUGIN: plugin_image = 1; copy_plugin_code(imxhdr, token); break; |
8a1edd7d5
|
692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 |
} } static void parse_cfg_fld(struct imx_header *imxhdr, int32_t *cmd, char *token, char *name, int lineno, int fld, int *dcd_len) { int value; switch (fld) { case CFG_COMMAND: *cmd = get_table_entry_id(imximage_cmds, "imximage commands", token); if (*cmd < 0) { fprintf(stderr, "Error: %s[%d] - Invalid command" "(%s) ", name, lineno, token); exit(EXIT_FAILURE); } break; case CFG_REG_SIZE: parse_cfg_cmd(imxhdr, *cmd, token, name, lineno, fld, *dcd_len); break; case CFG_REG_ADDRESS: case CFG_REG_VALUE: |
0b7f7c339
|
716 717 718 |
switch(*cmd) { case CMD_WRITE_DATA: case CMD_WRITE_CLR_BIT: |
3e0a71c15
|
719 |
case CMD_WRITE_SET_BIT: |
0b7f7c339
|
720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 |
case CMD_CHECK_BITS_SET: case CMD_CHECK_BITS_CLR: value = get_cfg_value(token, name, lineno); if (set_dcd_param) (*set_dcd_param)(imxhdr, *dcd_len, *cmd); (*set_dcd_val)(imxhdr, name, lineno, fld, value, *dcd_len); if (fld == CFG_REG_VALUE) { (*dcd_len)++; if (*dcd_len > max_dcd_entries) { fprintf(stderr, "Error: %s[%d] -" "DCD table exceeds maximum size(%d) ", name, lineno, max_dcd_entries); exit(EXIT_FAILURE); } |
4d5fa9853
|
738 |
} |
0b7f7c339
|
739 |
break; |
b55e4f48d
|
740 741 742 743 |
case CMD_PLUGIN: value = get_cfg_value(token, name, lineno); imximage_iram_free_start = value; break; |
0b7f7c339
|
744 745 |
default: break; |
4d5fa9853
|
746 |
} |
8a1edd7d5
|
747 748 749 750 751 752 |
break; default: break; } } static uint32_t parse_cfg_file(struct imx_header *imxhdr, char *name) |
8edcde5e4
|
753 754 755 756 757 |
{ FILE *fd = NULL; char *line = NULL; char *token, *saveptr1, *saveptr2; int lineno = 0; |
8a1edd7d5
|
758 |
int fld; |
0ad22703f
|
759 |
size_t len; |
8edcde5e4
|
760 |
int dcd_len = 0; |
8edcde5e4
|
761 762 763 764 765 766 767 768 |
int32_t cmd; fd = fopen(name, "r"); if (fd == 0) { fprintf(stderr, "Error: %s - Can't open DCD file ", name); exit(EXIT_FAILURE); } |
01390aff2
|
769 770 |
/* * Very simple parsing, line starting with # are comments |
8edcde5e4
|
771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 |
* and are dropped */ while ((getline(&line, &len, fd)) > 0) { lineno++; token = strtok_r(line, "\r ", &saveptr1); if (token == NULL) continue; /* Check inside the single line */ for (fld = CFG_COMMAND, cmd = CMD_INVALID, line = token; ; line = NULL, fld++) { token = strtok_r(line, " \t", &saveptr2); if (token == NULL) break; /* Drop all text starting with '#' as comments */ if (token[0] == '#') break; |
8a1edd7d5
|
791 792 |
parse_cfg_fld(imxhdr, &cmd, token, name, lineno, fld, &dcd_len); |
8edcde5e4
|
793 |
} |
8edcde5e4
|
794 |
} |
8a1edd7d5
|
795 796 |
(*set_dcd_rst)(imxhdr, dcd_len, name, lineno); |
8edcde5e4
|
797 |
fclose(fd); |
f3c326287
|
798 799 800 801 802 803 |
/* Exit if there is no BOOT_FROM field specifying the flash_offset */ if (imximage_ivt_offset == FLASH_OFFSET_UNDEFINED) { fprintf(stderr, "Error: No BOOT_FROM tag in %s ", name); exit(EXIT_FAILURE); } |
5b28e913f
|
804 |
return dcd_len; |
8edcde5e4
|
805 |
} |
8edcde5e4
|
806 |
|
8a1edd7d5
|
807 808 809 810 811 812 813 |
static int imximage_check_image_types(uint8_t type) { if (type == IH_TYPE_IMXIMAGE) return EXIT_SUCCESS; else return EXIT_FAILURE; } |
8edcde5e4
|
814 |
|
8a1edd7d5
|
815 |
static int imximage_verify_header(unsigned char *ptr, int image_size, |
f86ed6a8d
|
816 |
struct image_tool_params *params) |
8a1edd7d5
|
817 818 |
{ struct imx_header *imx_hdr = (struct imx_header *) ptr; |
8edcde5e4
|
819 |
|
8a1edd7d5
|
820 821 |
if (detect_imximage_version(imx_hdr) == IMXIMAGE_VER_INVALID) return -FDT_ERR_BADSTRUCTURE; |
8edcde5e4
|
822 |
|
8a1edd7d5
|
823 824 |
return 0; } |
8edcde5e4
|
825 |
|
8a1edd7d5
|
826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 |
static void imximage_print_header(const void *ptr) { struct imx_header *imx_hdr = (struct imx_header *) ptr; uint32_t version = detect_imximage_version(imx_hdr); switch (version) { case IMXIMAGE_V1: print_hdr_v1(imx_hdr); break; case IMXIMAGE_V2: print_hdr_v2(imx_hdr); break; default: err_imximage_version(version); break; } } |
8edcde5e4
|
843 |
|
8a1edd7d5
|
844 |
static void imximage_set_header(void *ptr, struct stat *sbuf, int ifd, |
f86ed6a8d
|
845 |
struct image_tool_params *params) |
8a1edd7d5
|
846 847 848 |
{ struct imx_header *imxhdr = (struct imx_header *)ptr; uint32_t dcd_len; |
b55e4f48d
|
849 |
uint32_t header_size; |
8edcde5e4
|
850 |
|
8a1edd7d5
|
851 852 853 854 855 856 |
/* * In order to not change the old imx cfg file * by adding VERSION command into it, here need * set up function ptr group to V1 by default. */ imximage_version = IMXIMAGE_V1; |
49d3e2721
|
857 |
/* Be able to detect if the cfg file has no BOOT_FROM tag */ |
3150f92c2
|
858 |
imximage_ivt_offset = FLASH_OFFSET_UNDEFINED; |
0187c985a
|
859 |
imximage_csf_size = 0; |
72048bc3f
|
860 |
set_hdr_func(); |
8edcde5e4
|
861 |
|
8a1edd7d5
|
862 863 |
/* Parse dcd configuration file */ dcd_len = parse_cfg_file(imxhdr, params->imagename); |
8edcde5e4
|
864 |
|
97f17fa62
|
865 866 867 |
if (imximage_version == IMXIMAGE_V1) header_size = sizeof(flash_header_v1_t); else { |
b55e4f48d
|
868 869 870 871 872 |
header_size = sizeof(flash_header_v2_t) + sizeof(boot_data_t); if (!plugin_image) header_size += sizeof(dcd_v2_t); else header_size += MAX_PLUGIN_CODE_SIZE; |
03ea24b2a
|
873 |
} |
97f17fa62
|
874 875 |
if (imximage_init_loadsize < imximage_ivt_offset + header_size) imximage_init_loadsize = imximage_ivt_offset + header_size; |
8a1edd7d5
|
876 |
/* Set the imx header */ |
3150f92c2
|
877 |
(*set_imx_hdr)(imxhdr, dcd_len, params->ep, imximage_ivt_offset); |
1411fb37b
|
878 879 880 |
/* * ROM bug alert |
895d99667
|
881 882 883 884 885 886 |
* * MX53 only loads 512 byte multiples in case of SD boot. * MX53 only loads NAND page multiples in case of NAND boot and * supports up to 4096 byte large pages, thus align to 4096. * * The remaining fraction of a block bytes would not be loaded! |
1411fb37b
|
887 |
*/ |
de9798047
|
888 |
*header_size_ptr = ROUND((sbuf->st_size + imximage_ivt_offset), 4096); |
0187c985a
|
889 890 891 892 893 894 |
if (csf_ptr && imximage_csf_size) { *csf_ptr = params->ep - imximage_init_loadsize + *header_size_ptr; *header_size_ptr += imximage_csf_size; } |
8edcde5e4
|
895 |
} |
f86ed6a8d
|
896 |
int imximage_check_params(struct image_tool_params *params) |
8edcde5e4
|
897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 |
{ if (!params) return CFG_INVALID; if (!strlen(params->imagename)) { fprintf(stderr, "Error: %s - Configuration file not specified, " "it is needed for imximage generation ", params->cmdname); return CFG_INVALID; } /* * Check parameters: * XIP is not allowed and verify that incompatible * parameters are not sent at the same time * For example, if list is required a data image must not be provided */ return (params->dflag && (params->fflag || params->lflag)) || (params->fflag && (params->dflag || params->lflag)) || (params->lflag && (params->dflag || params->fflag)) || (params->xflag) || !(strlen(params->imagename)); } |
f86ed6a8d
|
918 |
static int imximage_generate(struct image_tool_params *params, |
01390aff2
|
919 920 921 922 923 924 |
struct image_type_params *tparams) { struct imx_header *imxhdr; size_t alloc_len; struct stat sbuf; char *datafile = params->datafile; |
b55e4f48d
|
925 |
uint32_t pad_len, header_size; |
01390aff2
|
926 927 928 929 930 931 932 933 934 935 936 937 |
memset(&imximage_header, 0, sizeof(imximage_header)); /* * In order to not change the old imx cfg file * by adding VERSION command into it, here need * set up function ptr group to V1 by default. */ imximage_version = IMXIMAGE_V1; /* Be able to detect if the cfg file has no BOOT_FROM tag */ imximage_ivt_offset = FLASH_OFFSET_UNDEFINED; imximage_csf_size = 0; |
72048bc3f
|
938 |
set_hdr_func(); |
01390aff2
|
939 940 941 |
/* Parse dcd configuration file */ parse_cfg_file(&imximage_header, params->imagename); |
97f17fa62
|
942 943 944 |
if (imximage_version == IMXIMAGE_V1) header_size = sizeof(imx_header_v1_t); else { |
b55e4f48d
|
945 946 947 948 949 |
header_size = sizeof(flash_header_v2_t) + sizeof(boot_data_t); if (!plugin_image) header_size += sizeof(dcd_v2_t); else header_size += MAX_PLUGIN_CODE_SIZE; |
01390aff2
|
950 |
} |
97f17fa62
|
951 952 953 954 |
if (imximage_init_loadsize < imximage_ivt_offset + header_size) imximage_init_loadsize = imximage_ivt_offset + header_size; alloc_len = imximage_init_loadsize - imximage_ivt_offset; |
b55e4f48d
|
955 |
if (alloc_len < header_size) { |
01390aff2
|
956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 |
fprintf(stderr, "%s: header error ", params->cmdname); exit(EXIT_FAILURE); } imxhdr = malloc(alloc_len); if (!imxhdr) { fprintf(stderr, "%s: malloc return failure: %s ", params->cmdname, strerror(errno)); exit(EXIT_FAILURE); } memset(imxhdr, 0, alloc_len); tparams->header_size = alloc_len; tparams->hdr = imxhdr; /* determine data image file length */ if (stat(datafile, &sbuf) < 0) { fprintf(stderr, "%s: Can't stat %s: %s ", params->cmdname, datafile, strerror(errno)); exit(EXIT_FAILURE); } pad_len = ROUND(sbuf.st_size, 4096) - sbuf.st_size; |
97f17fa62
|
986 |
return pad_len; |
01390aff2
|
987 |
} |
8edcde5e4
|
988 989 990 |
/* * imximage parameters */ |
a93648d19
|
991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 |
U_BOOT_IMAGE_TYPE( imximage, "Freescale i.MX Boot Image support", 0, NULL, imximage_check_params, imximage_verify_header, imximage_print_header, imximage_set_header, NULL, imximage_check_image_types, NULL, imximage_generate ); |